A Universal Methodology of Complex Number Computation for Low-Complexity and High-Speed Implementation

被引:0
|
作者
Wang, Yu [1 ]
Zhang, Jin [2 ]
Wu, Youlong [2 ]
Lyu, Fei [3 ,4 ]
Luo, Yuanyong [5 ]
机构
[1] Nanjing Xiaozhuang Univ, Sch Elect Engn, Nanjing 211171, Peoples R China
[2] Jinling Inst Technol, Sch Elect & Informat Engn, Nanjing 211169, Peoples R China
[3] Nanjing Univ Aeronaut & Astronaut, Coll Integrated Circuits, Nanjing 211106, Peoples R China
[4] Nanjing Univ, Sch Phys, Nanjing 210093, Peoples R China
[5] Huawei Corp, Dept Turing Architecture Design, Linx Lab, HiSilicon, Shenzhen 518129, Peoples R China
基金
中国国家自然科学基金;
关键词
Hardware; Image segmentation; Software; Neural networks; Costs; Signal processing algorithms; Power demand; Optimization; Merging; Encoding; Piecewise linear (PWL) approximation method; computation for complex numbers; step-by-step truncation; square root calculation of complex numbers; reciprocal calculation of complex numbers; logarithm calculation of complex numbers; SQUARE-ROOT; ARCHITECTURE; DESIGN;
D O I
10.1109/TCSI.2024.3462806
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In complex-valued neural network (CVNN) applications, complex number calculations require high performance rather than high precision. However, most previous studies focused on high-precision approaches, which have low speed and high hardware costs. This paper proposes a universal methodology of complex number computation for low-complexity and high-speed implementation. The proposed methodology is based on the piecewise linear (PWL) method and can be used for different types of complex number computations. Considering that multiplication operations consume considerable resources, multiplication, fused square-add (FSA) and fused multiply-add (FMA) operations are the focus of optimization. The partial products of the square operation are reduced by folding and merging techniques because of their symmetry in the FSA operation. The partial products of the multiplication and FMA operations are reduced via Booth encoding. In addition, the partial products are further reduced by the proposed step-by-step truncation method. The proposed segmenter, which simulates the hardware implementation, automatically divides the nonlinear functions in the complex number computations into the smallest number of segments according to the required precision. The results show that the proposed approach improves performance and reduces hardware costs compared with the state-of-the-art methods for complex number calculations involving square roots, reciprocals and logarithms.
引用
收藏
页数:13
相关论文
共 50 条
  • [41] High-speed, low-complexity video coding with EDiCTius: A DCT coding proposal for JPEG XS
    Richter, Thomas
    Foessel, Siegfried
    Keinert, Joachim
    Scherl, Christian
    APPLICATIONS OF DIGITAL IMAGE PROCESSING XL, 2017, 10396
  • [42] A High-Speed and Low-Complexity Lens Distortion Correction Processor for Wide-Angle Cameras
    Kim, Won-Tae
    Jeong, Hui-Sung
    Lee, Gwang-Ho
    Kim, Tae-Hwan
    2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 39 - 40
  • [43] High-speed, low-complexity FIR filter using multiplier block reduction and polyphase decomposition
    Martinez-Peiro, M
    Wanhammar, L
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 367 - 370
  • [44] Low-Complexity High-Speed Soft-Hard Decoding for Turbo-Product Codes
    Krainyk, Yaroslav
    Perov, Vladislav
    Musiyenko, Maksym
    2017 IEEE 37TH INTERNATIONAL CONFERENCE ON ELECTRONICS AND NANOTECHNOLOGY (ELNANO), 2017, : 471 - 474
  • [45] Low-Complexity ZF/MMSE MIMO-OTFS Receivers for High-Speed Vehicular Communication
    Singh, Prem
    Gupta, Abhishek
    Mishra, Himanshu B.
    Budhiraja, Rohit
    IEEE OPEN JOURNAL OF THE COMMUNICATIONS SOCIETY, 2022, 3 : 209 - 227
  • [46] A Low-Complexity Decision Feedforward Equalizer Architecture for High-Speed Receivers on Highly Dispersive Channels
    Pola, Ariel L.
    Cousseau, Juan E.
    Agazzi, Oscar E.
    Hueda, Mario R.
    JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING, 2013, 2013
  • [47] A High-Speed Low-Complexity Modified Radix-25 FFT Processor for High Rate WPAN Applications
    Cho, Taesang
    Lee, Hanho
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (01) : 187 - 191
  • [48] DESIGN AND IMPLEMENTATION OF HIGH THROUGHPUT, LOW-COMPLEXITY MIMOOFDM TRANSCIEVER
    Ramesh, S.
    Seshasayanan, R.
    2015 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2015, : 637 - 642
  • [49] Low-complexity constant multiplication using carry-save arithmetic for high-speed digital filters
    Gustafsson, Oscar
    Wanhammar, Lars
    PROCEEDINGS OF THE 5TH INTERNATIONAL SYMPOSIUM ON IMAGE AND SIGNAL PROCESSING AND ANALYSIS, 2007, : 212 - 217
  • [50] A High-Speed Low-Complexity Concatenated BCH Decoder Architecture for 100 Gb/s Optical Communications
    Kihoon Lee
    Han-Gil Kang
    Jeong-In Park
    Hanho Lee
    Journal of Signal Processing Systems, 2012, 66 : 43 - 55