Low-complexity constant multiplication using carry-save arithmetic for high-speed digital filters

被引：0
|
作者：
Gustafsson, Oscar [1 ]
Wanhammar, Lars [1 ]
机构：
[1] Linkoping Univ, Dept Elect Engn, SE-58183 Linkoping, Sweden
来源：
PROCEEDINGS OF THE 5TH INTERNATIONAL SYMPOSIUM ON IMAGE AND SIGNAL PROCESSING AND ANALYSIS | 2007年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
In this work we discuss the realization of constant multiplication using a minimum number of carry-save adders. We consider both non-redundant and carry-save representation for the input data. For both cases we present all possible interconnection topologies, using up to six and five adders, respectively. These are sufficient to realize constant multiplications for all coefficients with a wordlength up to 19 bits.
引用
收藏
页码：212 / 217
页数：6
相关论文
共 50 条
  • [1] ON THE FORCED RESPONSE STABILITY OF WAVE DIGITAL-FILTERS USING CARRY-SAVE ARITHMETIC
    KLEINE, U
    NOLL, TG
    AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1987, 41 (06): : 321 - 324
  • [2] ON THE FORCED RESPONSE STABILITY OF WAVE DIGITAL FILTERS USING CARRY-SAVE ARITHMETIC.
    Kleine, Ulrich
    Noll, Tobias Gebhard
    AEU. Archiv fur Elektronik und Ubertragungstechnik, 1987, 41 (06): : 321 - 324
  • [3] Low-complexity high-speed decimation filters
    Gao, YH
    Jia, LH
    Tenhunen, H
    ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 122 - 125
  • [4] Power-efficient and low latency implementation of programmable FIR filters using carry-save arithmetic
    Bekiaris, Dimitris
    Sideris, Isidoros
    Economakos, George
    Pekmestzi, Kiamal Z.
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 1027 - 1030
  • [5] Design of Low-Complexity and High-Speed Digital Finite Impulse Response Filters
    Jaccottet, Diego
    Costa, Eduardo
    Aksoy, Levent
    Flores, Paulo
    Monteiro, Jose
    PROCEEDINGS OF THE 2010 18TH IEEE/IFIP INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP, 2010, : 292 - 297
  • [6] FPGA-IMPLEMENTATION OF TIME-MULTIPLEXED MULTIPLE CONSTANT MULTIPLICATION BASED ON CARRY-SAVE ARITHMETIC
    Gutierrez, Roberto
    Valls, Javier
    Perez-Pascual, Asuncion
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 609 - +
  • [7] A graph theoretic approach for synthesizing very low-complexity high-speed digital filters
    Muhammad, K
    Roy, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (02) : 204 - 216
  • [8] A LOW-COMPLEXITY HIGH-SPEED DIGITAL SUBSCRIBER LOOP TRANSCEIVER
    COLE, NG
    YOUNG, G
    LYNCHAIRD, NJ
    FOSTER, KT
    BILLINGTON, NJ
    BRITISH TELECOM TECHNOLOGY JOURNAL, 1992, 10 (01): : 72 - 79
  • [9] Low-complexity hybrid form FIR filters using matrix multiple constant multiplication
    Gustafsson, O
    Coleman, JO
    Dempster, AG
    Macleod, MD
    CONFERENCE RECORD OF THE THIRTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2004, : 77 - 80
  • [10] Redundancy Reduction for High-Speed FIR Filter Architectures Based on Carry-Save Adder Trees
    Blad, Anton
    Gustafsson, Oscar
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 181 - 184
12345