ON THE FORCED RESPONSE STABILITY OF WAVE DIGITAL-FILTERS USING CARRY-SAVE ARITHMETIC

被引：0
|
作者：
KLEINE, U
NOLL, TG
机构：
来源：
AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS | 1987年 / 41卷 / 06期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：321 / 324
页数：4
相关论文
共 50 条
  • [1] Low-complexity constant multiplication using carry-save arithmetic for high-speed digital filters
    Gustafsson, Oscar
    Wanhammar, Lars
    [J]. PROCEEDINGS OF THE 5TH INTERNATIONAL SYMPOSIUM ON IMAGE AND SIGNAL PROCESSING AND ANALYSIS, 2007, : 212 - 217
  • [2] Implementation of digital filters in carry-save residue number system
    Del Re, A
    Nannarelli, A
    Re, M
    [J]. CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 1309 - 1313
  • [3] STABILITY OF FORCED RESPONSE OF DIGITAL-FILTERS WITH OVERFLOW NONLINEARITIES
    CLAASEN, TACM
    MECKLENBRAUKER, WFG
    PEEK, JBH
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1975, 22 (08): : 692 - 696
  • [4] IMPLEMENTATION OF WAVE DIGITAL-FILTERS USING DISTRIBUTED ARITHMETIC
    WANHAMMAR, L
    [J]. SIGNAL PROCESSING, 1980, 2 (03) : 253 - 260
  • [5] Improving FPGA Performance for Carry-Save Arithmetic
    Parandeh-Afshar, Hadi
    Verma, Ajay Kumar
    Brisk, Philip
    Ienne, Paolo
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (04) : 578 - 590
  • [6] Power-efficient and low latency implementation of programmable FIR filters using carry-save arithmetic
    Bekiaris, Dimitris
    Sideris, Isidoros
    Economakos, George
    Pekmestzi, Kiamal Z.
    [J]. 2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 1027 - 1030
  • [7] Efficient arithmetic implementations based on carry-save representations
    Phatak, DS
    Goff, T
    Koren, I
    [J]. ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS X, 2000, 4116 : 258 - 266
  • [8] Flexible DSP Accelerator Architecture Exploiting Carry-Save Arithmetic
    Tsoumanis, Kostas
    Xydis, Sotirios
    Zervakis, Georgios
    Pekmestzi, Kiamal
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (01) : 368 - 372
  • [9] Logic synthesis of binary, carry-save and mixed-radix arithmetic for digital signal processing
    Bitterlich, SJ
    Meyr, H
    [J]. VLSI SIGNAL PROCESSING, IX, 1996, : 243 - 252
  • [10] ZERO-INPUT RESPONSE OF DIGITAL-FILTERS USING SATURATION ARITHMETIC
    SANDBERG, IW
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1979, 26 (11): : 911 - 915
12345