共 50 条
- [21] The FPGA Implementations of AES Resistant to Differential Power Analysis ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 3396 - 3399
- [22] Differential Power Analysis Attack and Countermeasures on MCrypton PROCEEDINGS OF 2016 IEEE ADVANCED INFORMATION MANAGEMENT, COMMUNICATES, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IMCEC 2016), 2016, : 167 - 172
- [24] An AES smart card implementation resistant to power analysis attacks APPLIED CRYPTOGRAPHY AND NETWORK SECURITY, PROCEEDINGS, 2006, 3989 : 239 - 252
- [25] Power analysis resistant AES implementation with instruction set extensions CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2007, PROCEEDINGS, 2007, 4727 : 303 - +
- [26] Side-Channel Power Analysis of a GPU AES Implementation 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 281 - 288
- [27] Power Variance Analysis Breaks a Masked ASIC Implementation of AES 2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1059 - 1064
- [28] Template Attack on Masking AES Based on Fault Sensitivity Analysis 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2015, : 96 - 99
- [30] Research on Time Randomization of AES against Differential Power Analysis SECOND INTERNATIONAL SYMPOSIUM ON COMPUTATIONAL INTELLIGENCE AND DESIGN, VOL 2, PROCEEDINGS, 2009, : 536 - 539