Side-Channel Power Analysis of a GPU AES Implementation

被引:0
|
作者
Luo, Chao [1 ]
Fei, Yunsi [1 ]
Luo, Pei [1 ]
Mukherjee, Saoni [1 ]
Kaeli, David [1 ]
机构
[1] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Graphics Processing Units (GPUs) have been used to run a range of cryptographic algorithms. The main reason to choose a GPU is to accelerate the encryption/decryption speed. Since GPUs are mainly used for graphics rendering, and only recently have they become a fully-programmable parallel computing device, there has been little attention paid to their vulnerability to side-channel attacks. In this paper we present a study of side-channel vulnerability on a state-of-the-art graphics processor. To the best of our knowledge, this is the first work that attempts to extract the secret key of a block cipher implemented to run on a GPU. We present a side-channel power analysis methodology to extract all of the last round key bytes of a CUDA AES (Advanced Encryption Standard) implementation run on an NVIDIA TESLA GPU. We describe how we capture power traces and evaluate the power consumption of a GPU. We then construct an appropriate power model for the GPU. We propose effective methods to sample and process the GPU power traces so that we can recover the secret key of AES. Our results show that parallel computing hardware systems such as a GPU are highly vulnerable targets to power-based side-channel attacks, and need to be hardened against side-channel threats.
引用
收藏
页码:281 / 288
页数:8
相关论文
共 50 条
  • [1] Side-Channel Power Analysis of XTS-AES
    Luo, Chao
    Fei, Yunsi
    Ding, A. Adam
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1330 - 1335
  • [2] Comprehensive Side-Channel Power Analysis of XTS-AES
    Luo, Chao
    Fei, Yunsi
    Ding, Aidong Adam
    Closas, Pau
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (12) : 2191 - 2200
  • [3] A Systematic Evaluation of EM and Power Side-Channel Analysis Attacks on AES Implementations
    Iyer, Vishnuvardhan
    Wang, Meizhi
    Kulkarni, Jaydeep
    Yilmaz, Ali E.
    2021 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENCE AND SECURITY INFORMATICS (ISI), 2021, : 46 - 51
  • [4] Tandem Deep Learning Side-Channel Attack on FPGA Implementation of AES
    Wang H.
    Dubrova E.
    SN Computer Science, 2021, 2 (5)
  • [5] A side-channel resistant implementation of AES combining clock randomization with duplication
    Moraitis, Michail
    Brisfors, Martin
    Dubrova, Elena
    Lindskog, Niklas
    Englund, Hakan
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [6] An Efficient Side-Channel Protected AES Implementation with Arbitrary Protection Order
    Gross, Hannes
    Mangard, Stefan
    Korak, Thomas
    TOPICS IN CRYPTOLOGY - CT-RSA 2017, 2017, 10159 : 95 - 112
  • [7] Power Analysis Attack of an AES GPU Implementation
    Chao Luo
    Yunsi Fei
    Liwei Zhang
    A. Adam Ding
    Pei Luo
    Saoni Mukherjee
    David Kaeli
    Journal of Hardware and Systems Security, 2018, 2 (1) : 69 - 82
  • [8] Static Power Side-Channel Analysis of a Threshold Implementation Prototype Chip
    Moos, Thorben
    Moradi, Amir
    Richter, Bastian
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1324 - 1329
  • [9] Side-channel Power Analysis of Different Protection Schemes Against Fault Attacks on AES
    Luo, Pei
    Fei, Yunsi
    Zhang, Liwei
    Ding, A. Adam
    2014 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2014,
  • [10] Power-based Side-Channel Analysis Against AES Implementations: Evaluation and Comparison
    Benhadjyoussef, Noura
    Karmani, Mouna
    Machhout, Mohsen
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2021, 21 (04): : 264 - 271