Design and analysis of power distribution networks in PowerPC™ microprocessors

被引：0
|
作者：
Dharchoudhury, A [1 ]
Panda, R [1 ]
Blaauw, D [1 ]
Vaidyanathan, R [1 ]
Tutuianu, B [1 ]
Bearden, D [1 ]
机构：
[1] Motorola Inc, Adv Syst Technol Lab, Adv Tools Grp, Austin, TX 78730 USA
来源：
1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS | 1998年
关键词：
power distribution network; PowerPC (TM); IR-drop; reliability;
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
We present a methodology for the design and analysis of power grids in the PowerPC(TM) microprocessors. The methodology covers the need for power grid analysis across all stages of the design process. A case study showing the application of this methodology to the PowerPC(TM) 750 microprocessor is presented.
引用
收藏
页码：738 / 743
页数：6
相关论文
共 50 条
  • [11] Design methodology of low-power microprocessors
    Hattori, T
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 390 - 393
  • [12] Thermal management system for high performance PowerPC(TM) microprocessors
    Sanchez, H
    Kuttanna, B
    Olson, T
    Alexander, M
    Gerosa, G
    Philip, R
    Alvarez, J
    IEEE COMPCON 97, PROCEEDINGS, 1997, : 325 - 330
  • [13] On efficiently producing quality tests for custom circuits in PowerPC™ microprocessors
    Wang, LC
    Abadir, MS
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2000, 16 (1-2): : 121 - 130
  • [14] RAPID DEVELOPMENT OF A SOURCE-LEVEL DEBUGGER FOR POWERPC MICROPROCESSORS
    BUTT, F
    SIGPLAN NOTICES, 1994, 29 (12): : 73 - 77
  • [15] On Efficiently Producing Quality Tests for Custom Circuits in PowerPC™ Microprocessors
    Li-C. Wang
    Magdy S. Abadir
    Journal of Electronic Testing, 2000, 16 : 121 - 130
  • [16] Early Analysis for Power Distribution Networks
    Wang, Kai
    Sarkar, Aveek
    Chang, Norman
    Lin, Shen
    ISPD 2009 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2009, : 3 - 3
  • [17] INFORMATION ANALYSIS OF POWER DISTRIBUTION NETWORKS
    FALKENBERG, E
    HAHN, H
    SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1981, 10 (04): : 246 - 253
  • [18] Hierarchical analysis of power distribution networks
    Zhao, M
    Panda, RV
    Sapatnekar, SS
    Edwards, T
    Chaudhry, R
    Blaauw, D
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 150 - 155
  • [19] Hierarchical analysis of power distribution networks
    Zhao, M
    Panda, RV
    Sapatnekar, SS
    Blaauw, D
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (02) : 159 - 168
  • [20] Electrical and optical clock distribution networks for gigascale microprocessors
    Mule', AV
    Glytsis, EN
    Gaylord, TK
    Meindl, JD
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (05) : 582 - 594
12345