Modeling of on-chip bus switching current and its impact on noise in power supply grid

被引：4
|
作者：
Tuuna, Sampo [1 ]
Zheng, Li-Rong [2 ]
Isoaho, Jouni [1 ]
Tenhunen, Hannu [1 ]
机构：
[1] Univ Turku, Dept Informat Technol, Turku, Finland
[2] Royal Inst Technol, SE-16440 Stockholm, Sweden
来源：
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2008年 / 16卷 / 06期
关键词：
bus; power supply noise; transmission line;
D O I：
10.1109/TVLSI.2008.2000258
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, an analytical model for the current draw of an on-chip bus is presented. The model is combined with an on-chip power supply grid model in order to analyze noise caused by switching buses in a power supply grid. The bus is modeled as distributed resistance-inductance-capacitance (RLC) lines that are capacitively and inductively coupled to each other. Different switching patterns and driver skewing times are also included in the model. The power supply grid is modeled as a network of RLC segments. The model is verified by comparing it to HSPICE. The error was below 8%. The model is applied to determine the influence of driver skewing times on maximum power supply noise.
引用
收藏
页码：766 / 770
页数：5
相关论文
共 50 条
  • [41] Variation aware intuitive clock gating to mitigate on-chip power supply noise
    Majumder, Alak
    Bhattacharjee, Pritam
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2018, 105 (09) : 1487 - 1500
  • [42] Circuits and techniques for high-resolution measurement of on-chip power supply noise
    Alon, E
    Stojanovic, V
    Horowitz, M
    [J]. 2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 102 - 105
  • [43] Evaluation of PDN Impedance and Power Supply Noise for Different On-Chip Decoupling Structures
    Fujita, Haruya
    Takatani, Hiroki
    Tanaka, Yosuke
    Kawaguchi, Shohei
    Sato, Masaomi
    Sudo, Toshio
    [J]. 2013 9TH INTERNATIONAL WORKSHOP ON ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUITS (EMC COMPO 2013), 2013, : 142 - 146
  • [44] An On-Chip Power-Supply Noise Analyzer With Compressed Sensing and Enhanced Quantization
    Zhai, Pengfei
    Zhu, Zheng
    Zhou, Xiong
    Cai, Yan
    Zhang, Fan
    Li, Qiang
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (01) : 302 - 311
  • [45] Circuits and techniques for high-resolution measurement of on-chip power supply noise
    Alon, E
    Stojanovic, V
    Horowitz, MA
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (04) : 820 - 828
  • [46] On-chip supply noise in multiprocessors: impact and clock gating inspired mitigation strategies
    Bhattacharjee, Pritam
    Trivedi, Gaurav
    Majumder, Alak
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2024, 111 (01) : 184 - 203
  • [47] Evaluation of on-chip ESD supply clamp robustness by in-situ floating power bus monitoring
    Fliesler, M
    Morgan, I
    [J]. ISTFA 2000: PROCEEDINGS OF THE 26TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2000, : 195 - 201
  • [48] Hierarchical modeling and computationally-efficient transient simulation of on-chip power grid
    Chung, In Jae
    Cangellaris, Andreas C.
    [J]. 57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1632 - +
  • [49] On-chip Coupled Power Inductor for Switching Power Converters
    Dang, Zhigang
    Abu Qahouq, Jaber A.
    [J]. 2014 TWENTY-NINTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2014, : 2854 - 2859
  • [50] Effects of on-chip inductance on power distribution grid
    Muramatsu, A
    Hashimoto, M
    Onodera, H
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (12) : 3564 - 3572
12345