Modeling of on-chip bus switching current and its impact on noise in power supply grid

被引：4

作者：

Tuuna, Sampo ^{[1
]}

Zheng, Li-Rong ^{[2
]}

Isoaho, Jouni ^{[1
]}

Tenhunen, Hannu ^{[1
]}

机构：

[1] Univ Turku, Dept Informat Technol, Turku, Finland

[2] Royal Inst Technol, SE-16440 Stockholm, Sweden

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2008年 / 16卷 / 06期

关键词：

bus; power supply noise; transmission line;

D O I：

10.1109/TVLSI.2008.2000258

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, an analytical model for the current draw of an on-chip bus is presented. The model is combined with an on-chip power supply grid model in order to analyze noise caused by switching buses in a power supply grid. The bus is modeled as distributed resistance-inductance-capacitance (RLC) lines that are capacitively and inductively coupled to each other. Different switching patterns and driver skewing times are also included in the model. The power supply grid is modeled as a network of RLC segments. The model is verified by comparing it to HSPICE. The error was below 8%. The model is applied to determine the influence of driver skewing times on maximum power supply noise.

引用

页码：766 / 770

页数：5

共 50 条

[1] An On-Chip Power Supply Regulator to Reduce the Switching Noise
Zhou, Junfeng
Dehaene, Wim
[J]. IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2011, 53 (01) : 157 - 168
[2] Modeling of semiconductor substrate on on-chip power grid switching
Ihm, JY
Cangellaris, AC
[J]. ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2004, : 265 - 268
[3] Electromagnetic modeling of switching noise in on-chip power distribution networks
Mao, JF
Kim, WP
Choi, S
Swaminathan, M
Libous, J
O'Connor, D
[J]. PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON ELECTROMAGNETIC INTERFERENCE AND COMPATIBILITY, 2003, : 47 - 52
[4] Efficient and accurate modeling of power supply noise on distributed on-chip power networks
Zheng, LR
Li, BX
Tenhunen, H
[J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 513 - 516
[5] Power supply noise simulation considering dynamic effect of on-chip current
Zhou, Yaping
Dhong, Sang H.
Nishino, Yoichi
Harvey, Paul M.
Mandrekar, Rohan
Gervais, Gilles
Criscolo, Nikki
[J]. ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2006, : 87 - +
[6] On-chip bus modeling for power and performance estimation
Lee, Je-Hoon
Cho, Young-Shin
Kim, Seok-Man
Cho, Kyoung-Rok
[J]. EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION - PROCEEDINGS, 2007, 4599 : 200 - +
[7] Modeling of Power Supply Noise Associated with Package Parasitics in an On-Chip LDO Regulator
Joo, Junho
Sun, Yin
Lee, Jongjoo
Kong, Sunkyu
Kang, Soonku
Song, Inmyung
Hwang, Chulsoon
[J]. 2021 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL & POWER INTEGRITY, AND EMC EUROPE (EMC+SIPI AND EMC EUROPE), 2021, : 395 - 399
[8] On the impact of on-chip inductance on signal nets under the influence of power grid noise
Chen, T
[J]. DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 451 - 457
[9] On the impact of on-chip inductance on signal nets under the influence of power grid noise
Chen, T
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (03) : 339 - 348
[10] Impact of on-chip inductance on power supply integrity
Eireiner, M.
Henzler, S.
Zhang, X.
Berthold, J.
Schmitt-Landsiedel, D.
[J]. ADVANCES IN RADIO SCIENCE, 2008, 6 : 227 - 232

← 1 2 3 4 5 →