Flexural testing of board mounted wafer level packages for handheld devices

被引:0
|
作者
Patwardhan, V [1 ]
Chin, D [1 ]
Wong, S [1 ]
Rey, E [1 ]
Kelkar, N [1 ]
Nguyen, L [1 ]
机构
[1] Natl Semicond Corp, Santa Clara, CA 95052 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the growing proliferation of Wafer-Level-Chip-Scale-Packages (WLCSP), the target applications are increasingly focused on hand-held devices and consumer applications like cellular phones, pagers, PDA's etc. Packages in this family, like National Semiconductor's micro SMD package, have proven reliability in thermal cycling, humidity and bias testing, and are generally rated at moisture sensitivity level 1 (MSL-1). As applications continue to require more functionality in smaller packages, these package types will continue the growing trend of prevalence in the market-place. Typical handheld applications like the cellular phone applications result in several cycles of flexing during normal application. Some cellular handset manufacturers have started investigating the need to implement a 'Push Button Test' to simulate the effects of repeated deflection of the PCB immediately under the keypads. This paper describes and discusses the results of extensive flexural testing done to understand the effect of flexural testing on wafer level components mounted on a PCB. The PCB configuration used attempted to approximate the PCB configuration typically seen with cellular phone applications. Multiple locations of component placement were selected with reference to the point of maximum flexing as well as distance to the nearest rivet/bolt location. Other parameters varied included the PCB build-up structure, and the landing pad sizes on the PCB at the soldering locations. These experiments have shown a clear trend in terms of the superior solder joint strength achieved with an optimized solder joint shape, the importance of device location on the PCB to enhance life in flexural testing, and the impact of the overall size of the solder joint subjected to flexural testing. For all possible variations listed, based on a combination of the solder ball size, the correct pad size, and the location on PCB, there are positions on the PCB available which will surpass required test values. In case of limitations on some parameters, there is still a combination using the other factors that can create a solder joint strength that is able to withstand all requirements during flexural testing.
引用
收藏
页码:557 / 561
页数:5
相关论文
共 50 条
  • [41] Testing MEMS at wafer level
    Feuerstein, D
    Werner, FM
    EE-EVALUATION ENGINEERING, 2004, 43 (09): : 20 - +
  • [42] Testing and evaluating virus detectors for handheld devices
    Morales, Jose Andre
    Clarke, Peter J.
    Deng, Yi
    Kibria, B. M. Golam
    JOURNAL OF COMPUTER VIROLOGY AND HACKING TECHNIQUES, 2006, 2 (02): : 135 - 147
  • [43] Impact of Board Placement on Thermal Performance of Handheld Devices (tablets)
    Basak, Sankarananda
    PROCEEDINGS OF THE 2019 EIGHTEENTH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2019), 2019, : 1120 - 1124
  • [44] Board Level Reliability assessment of Wafer Level Chip Scale Packages for SACQ, a lead-free solder with a novel life prediction model
    Muthuraman, Balaji Nandhivaram
    Canete, Baltazar
    2018 7TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2018,
  • [45] Burn-in Method Study of Surface Mounted Plastic Encapsulated Devices and Board-level Verification
    Wang, Weiming
    Hao, Hongwei
    Ma, Bozhi
    Yuan, Yuan
    Li, Luming
    PROCEEDINGS OF 2009 8TH INTERNATIONAL CONFERENCE ON RELIABILITY, MAINTAINABILITY AND SAFETY, VOLS I AND II: HIGHLY RELIABLE, EASY TO MAINTAIN AND READY TO SUPPORT, 2009, : 1330 - 1332
  • [46] Low-cost, wafer level underfilling and reliability testing of flip chip devices
    Grieve, A
    Capote, MA
    Lenos, HA
    Soriano, A
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1492 - 1498
  • [47] Board level reliability assessment of chip scale packages
    Wang, ZP
    Tan, YM
    Chua, KM
    MICROELECTRONICS RELIABILITY, 1999, 39 (09) : 1351 - 1356
  • [48] Board level drop test reliability of IC packages
    Chai, TC
    Quek, S
    Hnin, WY
    Wong, EH
    Chia, J
    Wang, YY
    Tan, YM
    Lim, CT
    55th Electronic Components & Technology Conference, Vols 1 and 2, 2005 Proceedings, 2005, : 630 - 636
  • [49] Vertical TSV Fabrication for Wafer Level Chip Scale Packages
    Chen, Liu
    Jie, Chen
    Huang, Mairui
    Huang, Mark
    2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
  • [50] Moisture absorption and desorption in wafer level chip scale packages
    Rongen, K.
    Mavinkurve, A.
    Chen, M.
    van der Wel, P. J.
    Swartjes, F. H. M.
    Rongen, R. T. H.
    MICROELECTRONICS RELIABILITY, 2015, 55 (9-10) : 1872 - 1876