Flexural testing of board mounted wafer level packages for handheld devices

被引:0
|
作者
Patwardhan, V [1 ]
Chin, D [1 ]
Wong, S [1 ]
Rey, E [1 ]
Kelkar, N [1 ]
Nguyen, L [1 ]
机构
[1] Natl Semicond Corp, Santa Clara, CA 95052 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the growing proliferation of Wafer-Level-Chip-Scale-Packages (WLCSP), the target applications are increasingly focused on hand-held devices and consumer applications like cellular phones, pagers, PDA's etc. Packages in this family, like National Semiconductor's micro SMD package, have proven reliability in thermal cycling, humidity and bias testing, and are generally rated at moisture sensitivity level 1 (MSL-1). As applications continue to require more functionality in smaller packages, these package types will continue the growing trend of prevalence in the market-place. Typical handheld applications like the cellular phone applications result in several cycles of flexing during normal application. Some cellular handset manufacturers have started investigating the need to implement a 'Push Button Test' to simulate the effects of repeated deflection of the PCB immediately under the keypads. This paper describes and discusses the results of extensive flexural testing done to understand the effect of flexural testing on wafer level components mounted on a PCB. The PCB configuration used attempted to approximate the PCB configuration typically seen with cellular phone applications. Multiple locations of component placement were selected with reference to the point of maximum flexing as well as distance to the nearest rivet/bolt location. Other parameters varied included the PCB build-up structure, and the landing pad sizes on the PCB at the soldering locations. These experiments have shown a clear trend in terms of the superior solder joint strength achieved with an optimized solder joint shape, the importance of device location on the PCB to enhance life in flexural testing, and the impact of the overall size of the solder joint subjected to flexural testing. For all possible variations listed, based on a combination of the solder ball size, the correct pad size, and the location on PCB, there are positions on the PCB available which will surpass required test values. In case of limitations on some parameters, there is still a combination using the other factors that can create a solder joint strength that is able to withstand all requirements during flexural testing.
引用
收藏
页码:557 / 561
页数:5
相关论文
共 50 条
  • [31] Board level reliability of chip scale packages
    Hung, SC
    Zheng, PJ
    Chen, HN
    Lee, SC
    Lee, JJ
    1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 571 - 580
  • [32] Board level reliability of chip scale packages
    Wang, ZP
    Tan, YM
    Chua, KM
    1998 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 1998, 3582 : 513 - 518
  • [33] Board Level Reliability Enhancements for Wafer Level Package
    Qiao, John
    He, Wenwen
    Yang, Kelly
    Chien, Wei-Ting Kary
    2015 61ST ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM (RAMS 2015), 2015,
  • [34] A Study of Wafer Level Package Board Level Reliability
    Xu, Steven
    Keser, Beth
    Hau-Riege, Christine
    Bezuk, Steve
    Yau, You-Wen
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1204 - 1209
  • [35] Reliability Evaluation on Low k Wafer Level Packages
    Yadav, Praveen
    Kalchuri, Shantanu
    Keser, Beth
    Zang, Ricky
    Schwarz, Mark
    Stone, Bill
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 71 - 77
  • [36] Reliability of Wafer Level Thin Film MEMS Packages during Wafer Backgrinding
    Zaal, J. J. M.
    van Driel, W. D.
    Verheijden, G. J. A. M.
    Zhang, G. Q.
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 603 - +
  • [37] Design process supporting simulations on wafer level packages
    Sommer, JP
    Wittler, O
    Manessis, D
    Michel, B
    DTIP 2003: DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS 2003, 2003, : 45 - 49
  • [38] FINDING A WAY OUT OF THE BOARD-TESTING NIGHTMARE - SURFACE-MOUNTED DEVICES FORCE NEW APPROACHES TO TESTING
    BIERMAN, H
    ELECTRONICS, 1985, 58 (49): : 29 - 33
  • [39] Comprehensive board-level solder joint reliability modeling and testing of QFN and PowerQFN packages
    Tee, TY
    Ng, HS
    Yap, D
    Zhong, ZW
    MICROELECTRONICS RELIABILITY, 2003, 43 (08) : 1329 - 1338
  • [40] ESD FAILURES OF BOARD-MOUNTED DEVICES.
    Neelakantaswamy, Perambur S.
    Turkman, Rennen I.
    Electronic Packaging and Production, 1987, 27 (02): : 132 - 134