Flexural testing of board mounted wafer level packages for handheld devices

被引:0
|
作者
Patwardhan, V [1 ]
Chin, D [1 ]
Wong, S [1 ]
Rey, E [1 ]
Kelkar, N [1 ]
Nguyen, L [1 ]
机构
[1] Natl Semicond Corp, Santa Clara, CA 95052 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the growing proliferation of Wafer-Level-Chip-Scale-Packages (WLCSP), the target applications are increasingly focused on hand-held devices and consumer applications like cellular phones, pagers, PDA's etc. Packages in this family, like National Semiconductor's micro SMD package, have proven reliability in thermal cycling, humidity and bias testing, and are generally rated at moisture sensitivity level 1 (MSL-1). As applications continue to require more functionality in smaller packages, these package types will continue the growing trend of prevalence in the market-place. Typical handheld applications like the cellular phone applications result in several cycles of flexing during normal application. Some cellular handset manufacturers have started investigating the need to implement a 'Push Button Test' to simulate the effects of repeated deflection of the PCB immediately under the keypads. This paper describes and discusses the results of extensive flexural testing done to understand the effect of flexural testing on wafer level components mounted on a PCB. The PCB configuration used attempted to approximate the PCB configuration typically seen with cellular phone applications. Multiple locations of component placement were selected with reference to the point of maximum flexing as well as distance to the nearest rivet/bolt location. Other parameters varied included the PCB build-up structure, and the landing pad sizes on the PCB at the soldering locations. These experiments have shown a clear trend in terms of the superior solder joint strength achieved with an optimized solder joint shape, the importance of device location on the PCB to enhance life in flexural testing, and the impact of the overall size of the solder joint subjected to flexural testing. For all possible variations listed, based on a combination of the solder ball size, the correct pad size, and the location on PCB, there are positions on the PCB available which will surpass required test values. In case of limitations on some parameters, there is still a combination using the other factors that can create a solder joint strength that is able to withstand all requirements during flexural testing.
引用
收藏
页码:557 / 561
页数:5
相关论文
共 50 条
  • [1] Solder joint behavior of area array packages in board level drop for handheld devices
    Xie, DJ
    Arra, M
    Yi, S
    Rooney, D
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 130 - 135
  • [2] On hermeticity detection of wafer level packages for MEMS devices
    Goswami, A.
    Han, B.
    Wade, C.
    Chien, A.
    ADVANCES IN ELECTRONIC PACKAGING 2005, PTS A-C, 2005, : 2063 - 2067
  • [3] Board Level Reliability Improvement in eWLB (Embedded Wafer Level BGA) Packages
    Chow, Seng Guan
    Lin, Yaojian
    Adams, Bernard
    Yoon, Seung Wook
    2016 11TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT-IAAC 2016), 2016, : 139 - 142
  • [4] JEDEC Board Drop Test Simulation for Wafer Level Packages (WLPs)
    Dhiman, Harpreet S.
    Fan, Xuejun
    Zhou, Tiao
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 556 - +
  • [5] Board Level Reliability of Wafer Level Chip Scale Packages With Copper Post Technology
    Jacobe, April B.
    Lomibao, Pinky B.
    Jackson, John
    IEMT 2006: 31ST INTERNATIONAL CONFERENCE ON ELECTRONICS MANUFACTURING AND TECHNOLOGY, 2006, : 155 - 161
  • [6] Solutions for testing MEMS devices at the wafer level
    SUSS MicroTec Test Systems, Sacka, Germany
    Electron Prod Garden City NY, 2008, 7
  • [7] SACQ Solder Board Level Reliability Evaluation and Life Prediction Model for Wafer Level Packages
    Lin, Wei
    Pham, Quan
    Baloglu, Bora
    Johnson, Michael
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 1058 - 1064
  • [8] The bumping of wafer level packages
    Whitmore, MA
    Staddon, MA
    Schake, JD
    FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, PROCEEDINGS, 2003, : 206 - 220
  • [9] Quantitative Reliability Prediction Model for Wafer Level Packages under Board-Level Temperature Cycling
    Yang, Hung-Chun
    Kao, Chin-Li
    Chiu, Tz-Cheng
    Lee, Chang-Chi
    Hung, Sung-Ching
    Hung, Chih-Pin
    2014 9TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2014, : 325 - 328
  • [10] Investigations of board-level drop reliability of wafer-level chip-scale packages
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Wang, Ching-Chun
    JOURNAL OF ELECTRONIC PACKAGING, 2007, 129 (01) : 105 - 108