共 50 条
- [1] A Generalized Floating-Point Representation and Manipulation of Quantum Signals Based on IEEE-754 [J]. International Journal of Theoretical Physics, 2020, 59 : 936 - 952
- [3] An Automatable Formal Semantics for IEEE-754 Floating-Point Arithmetic [J]. IEEE 22ND SYMPOSIUM ON COMPUTER ARITHMETIC ARITH 22, 2015, : 160 - 167
- [4] Area Efficient Floating-Point Adder and Multiplier with IEEE-754 Compatible Semantics [J]. PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2014, : 131 - 138
- [5] A floating-point unit using stochastic arithmetic compliant with the IEEE-754 standard [J]. ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 603 - 606
- [6] Verifying a Synthesized Implementation of IEEE-754 Floating-Point Exponential Function using HOL [J]. COMPUTER JOURNAL, 2010, 53 (04): : 465 - 488
- [7] Hardware Implementation of Floating-point Operating Devices by Using IEEE-754 Binary Arithmetic Standard [J]. PROCEEDINGS OF THE 2019 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2019, : 1624 - 1630
- [8] FPGA Implementation of IEEE-754 Floating Point Karatsuba Multiplier [J]. 2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 300 - 304
- [9] A highly parallel FPGA based IEEE-754 compliant double-precision binary floating-point multiplication algorithm [J]. ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2007, : 145 - 152
- [10] IEEE 754 floating-point addition for neuromorphic architecture [J]. NEUROCOMPUTING, 2019, 366 : 74 - 85