A Generalized Floating-Point Representation and Manipulation of Quantum Signals Based on IEEE-754

被引:5
|
作者
Zhang, Rui [1 ]
Lu, Dayong [1 ]
Yin, Haiting [1 ]
机构
[1] Henan Univ, Sch Math, Stat, Kaifeng, Peoples R China
基金
中国国家自然科学基金;
关键词
Quantum computing; Quantum signal; Signal representation; Signal manipulation; Floating-point number representation; IMAGE STORAGE; COMPRESSION; RETRIEVAL;
D O I
10.1007/s10773-019-04379-y
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Quantum information processing has become increasingly attractive in the past few decades due to its extraordinary performance. However, few results of quantum signal and its related manipulations based on quantum computation have emerged in recent years. The paper proposes a generalized floating-point representation of quantum signals (GFPRQS), which is improved by represent an arbitrary quantum signal with p + q qubits. In a floating-point representation, although every number is approximated using three registers, this format allows to represent a much larger range of values with a given number of qubits than a fixed-pointing representation. Based on GFPRQS representation, we first present the quantum circuits to accomplish basic signal modules (i.e., multiplyby 2 module, halving module, comparator module, swap module, etc,). And then, we design a composite module (i.e., sort module). At the end of the paper, to indicate the usability of the model GFPRQS an example involving the mean filtering and its quantum circuit is given.
引用
收藏
页码:936 / 952
页数:17
相关论文
共 50 条
  • [1] A Generalized Floating-Point Representation and Manipulation of Quantum Signals Based on IEEE-754
    Rui Zhang
    Dayong Lu
    Haiting Yin
    [J]. International Journal of Theoretical Physics, 2020, 59 : 936 - 952
  • [2] APPLICATIONS OF THE PROPOSED IEEE-754 STANDARD FOR FLOATING-POINT ARITHMETIC
    HOUGH, D
    [J]. COMPUTER, 1981, 14 (03) : 70 - 74
  • [3] An Automatable Formal Semantics for IEEE-754 Floating-Point Arithmetic
    Brain, Martin
    Tinelli, Cesare
    Rummer, Philipp
    Wahl, Thomas
    [J]. IEEE 22ND SYMPOSIUM ON COMPUTER ARITHMETIC ARITH 22, 2015, : 160 - 167
  • [4] Area Efficient Floating-Point Adder and Multiplier with IEEE-754 Compatible Semantics
    Ehliar, Andreas
    [J]. PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2014, : 131 - 138
  • [5] A floating-point unit using stochastic arithmetic compliant with the IEEE-754 standard
    Chotin, R
    Mehrez, H
    [J]. ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 603 - 606
  • [6] Verifying a Synthesized Implementation of IEEE-754 Floating-Point Exponential Function using HOL
    Akbarpour, Behzad
    Abdel-Hamid, Amr T.
    Tahar, Sofiene
    Harrison, John
    [J]. COMPUTER JOURNAL, 2010, 53 (04): : 465 - 488
  • [7] Hardware Implementation of Floating-point Operating Devices by Using IEEE-754 Binary Arithmetic Standard
    San, Aung Myo
    Yakunin, A. N.
    [J]. PROCEEDINGS OF THE 2019 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2019, : 1624 - 1630
  • [8] FPGA Implementation of IEEE-754 Floating Point Karatsuba Multiplier
    Kodali, Ravi Kishore
    Gundabathula, Satya Kesav
    Boppana, Lakshmi
    [J]. 2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 300 - 304
  • [9] A highly parallel FPGA based IEEE-754 compliant double-precision binary floating-point multiplication algorithm
    Venishetti, Sandeep K.
    Akoglu, Ali
    [J]. ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2007, : 145 - 152
  • [10] IEEE 754 floating-point addition for neuromorphic architecture
    George, Arun M.
    Sharma, Rahul
    Rao, Shrisha
    [J]. NEUROCOMPUTING, 2019, 366 : 74 - 85