An Automatable Formal Semantics for IEEE-754 Floating-Point Arithmetic

被引:26
|
作者
Brain, Martin [1 ]
Tinelli, Cesare [2 ]
Rummer, Philipp [3 ]
Wahl, Thomas [4 ]
机构
[1] Univ Oxford, Dept Comp Sci, Oxford, England
[2] Univ Iowa, Dept Comp Sci, Iowa City, IA 52242 USA
[3] Uppsala Univ, Dept Informat Technol, Uppsala, Sweden
[4] Northeastern Univ, Coll Comp & Informat Sci, Boston, MA 02115 USA
关键词
D O I
10.1109/ARITH.2015.26
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Automated reasoning tools often provide little or no support to reason accurately and efficiently about floating-point arithmetic. As a consequence, software verification systems that use these tools are unable to reason reliably about programs containing floating-point calculations or may give unsound results. These deficiencies are in stark contrast to the increasing awareness that the improper use of floating-point arithmetic in programs can lead to unintuitive and harmful defects in software. To promote coordinated efforts towards building efficient and accurate floating-point reasoning engines, this paper presents a formalization of the IEEE-754 standard for floating-point arithmetic as a theory in many-sorted first-order logic. Benefits include a standardized syntax and unambiguous semantics, allowing tool interoperability and sharing of benchmarks, and providing a basis for automated, formal analysis of programs that process floating-point data.
引用
收藏
页码:160 / 167
页数:8
相关论文
共 50 条
  • [1] APPLICATIONS OF THE PROPOSED IEEE-754 STANDARD FOR FLOATING-POINT ARITHMETIC
    HOUGH, D
    [J]. COMPUTER, 1981, 14 (03) : 70 - 74
  • [2] Area Efficient Floating-Point Adder and Multiplier with IEEE-754 Compatible Semantics
    Ehliar, Andreas
    [J]. PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2014, : 131 - 138
  • [3] A floating-point unit using stochastic arithmetic compliant with the IEEE-754 standard
    Chotin, R
    Mehrez, H
    [J]. ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 603 - 606
  • [4] Hardware Implementation of Floating-point Operating Devices by Using IEEE-754 Binary Arithmetic Standard
    San, Aung Myo
    Yakunin, A. N.
    [J]. PROCEEDINGS OF THE 2019 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2019, : 1624 - 1630
  • [5] Revisions to the IEEE 754 standard for floating-point arithmetic
    Schwarz, E
    [J]. 16TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2003, : 112 - 112
  • [6] A Generalized Floating-Point Representation and Manipulation of Quantum Signals Based on IEEE-754
    Zhang, Rui
    Lu, Dayong
    Yin, Haiting
    [J]. INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2020, 59 (03) : 936 - 952
  • [7] A Generalized Floating-Point Representation and Manipulation of Quantum Signals Based on IEEE-754
    Rui Zhang
    Dayong Lu
    Haiting Yin
    [J]. International Journal of Theoretical Physics, 2020, 59 : 936 - 952
  • [8] Verifying a Synthesized Implementation of IEEE-754 Floating-Point Exponential Function using HOL
    Akbarpour, Behzad
    Abdel-Hamid, Amr T.
    Tahar, Sofiene
    Harrison, John
    [J]. COMPUTER JOURNAL, 2010, 53 (04): : 465 - 488
  • [9] Correct approximation of IEEE 754 floating-point arithmetic for program verification
    Bagnara, Roberto
    Bagnara, Abramo
    Biselli, Fabio
    Chiari, Michele
    Gori, Roberta
    [J]. CONSTRAINTS, 2022, 27 (1-2) : 29 - 69
  • [10] Correct approximation of IEEE 754 floating-point arithmetic for program verification
    Roberto Bagnara
    Abramo Bagnara
    Fabio Biselli
    Michele Chiari
    Roberta Gori
    [J]. Constraints, 2022, 27 : 29 - 69