共 50 条
- [2] Area Efficient Floating-Point Adder and Multiplier with IEEE-754 Compatible Semantics [J]. PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2014, : 131 - 138
- [3] A floating-point unit using stochastic arithmetic compliant with the IEEE-754 standard [J]. ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 603 - 606
- [4] Hardware Implementation of Floating-point Operating Devices by Using IEEE-754 Binary Arithmetic Standard [J]. PROCEEDINGS OF THE 2019 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2019, : 1624 - 1630
- [5] Revisions to the IEEE 754 standard for floating-point arithmetic [J]. 16TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2003, : 112 - 112
- [7] A Generalized Floating-Point Representation and Manipulation of Quantum Signals Based on IEEE-754 [J]. International Journal of Theoretical Physics, 2020, 59 : 936 - 952
- [8] Verifying a Synthesized Implementation of IEEE-754 Floating-Point Exponential Function using HOL [J]. COMPUTER JOURNAL, 2010, 53 (04): : 465 - 488
- [10] Correct approximation of IEEE 754 floating-point arithmetic for program verification [J]. Constraints, 2022, 27 : 29 - 69