An Automatable Formal Semantics for IEEE-754 Floating-Point Arithmetic

被引:26
|
作者
Brain, Martin [1 ]
Tinelli, Cesare [2 ]
Rummer, Philipp [3 ]
Wahl, Thomas [4 ]
机构
[1] Univ Oxford, Dept Comp Sci, Oxford, England
[2] Univ Iowa, Dept Comp Sci, Iowa City, IA 52242 USA
[3] Uppsala Univ, Dept Informat Technol, Uppsala, Sweden
[4] Northeastern Univ, Coll Comp & Informat Sci, Boston, MA 02115 USA
关键词
D O I
10.1109/ARITH.2015.26
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Automated reasoning tools often provide little or no support to reason accurately and efficiently about floating-point arithmetic. As a consequence, software verification systems that use these tools are unable to reason reliably about programs containing floating-point calculations or may give unsound results. These deficiencies are in stark contrast to the increasing awareness that the improper use of floating-point arithmetic in programs can lead to unintuitive and harmful defects in software. To promote coordinated efforts towards building efficient and accurate floating-point reasoning engines, this paper presents a formalization of the IEEE-754 standard for floating-point arithmetic as a theory in many-sorted first-order logic. Benefits include a standardized syntax and unambiguous semantics, allowing tool interoperability and sharing of benchmarks, and providing a basis for automated, formal analysis of programs that process floating-point data.
引用
收藏
页码:160 / 167
页数:8
相关论文
共 50 条
  • [41] Hammering Floating-Point Arithmetic
    Torstensson, Olle
    Weber, Tjark
    [J]. FRONTIERS OF COMBINING SYSTEMS, FROCOS 2023, 2023, 14279 : 217 - 235
  • [42] IEEE FLOATING-POINT FORMAT
    不详
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 1988, 12 (01) : 13 - 23
  • [43] A Pseudo-Random Bit Generator Based on Three Chaotic Logistic Maps and IEEE 754-2008 Floating-Point Arithmetic
    Francois, Michael
    Defour, David
    Berthome, Pascal
    [J]. THEORY AND APPLICATIONS OF MODELS OF COMPUTATION (TAMC 2014), 2014, 8402 : 229 - 247
  • [44] Analysis and efficient implementation of IEEE-754 decimal floating point adders/subtractors in FPGAs for DPD and BID encoding
    Tosini, Marcelo
    Vazquez, Martin
    Leiva, Lucas
    [J]. JOURNAL OF SUPERCOMPUTING, 2024, 80 (07): : 9298 - 9326
  • [45] An FPGA Based High Speed IEEE-754 Double Precision Floating Point Multiplier U sing Verilog
    Ramesh, Addanki Purna
    Tilak, A. V. N.
    Prasad, A. M.
    [J]. 2013 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN VLSI, EMBEDDED SYSTEM, NANO ELECTRONICS AND TELECOMMUNICATION SYSTEM (ICEVENT 2013), 2013,
  • [46] Combining Secret Sharing and Garbled Circuits for Efficient Private IEEE 754 Floating-Point Computations
    Pullonen, Pille
    Siim, Sander
    [J]. FINANCIAL CRYPTOGRAPHY AND DATA SECURITY (FC 2015), 2015, 8976 : 172 - 183
  • [47] TABLE-DRIVEN IMPLEMENTATION OF THE EXPONENTIAL FUNCTION IN IEEE FLOATING-POINT ARITHMETIC
    TANG, PTP
    [J]. ACM TRANSACTIONS ON MATHEMATICAL SOFTWARE, 1989, 15 (02): : 144 - 157
  • [48] TABLE-DRIVEN IMPLEMENTATION OF THE LOGARITHM FUNCTION IN IEEE FLOATING-POINT ARITHMETIC
    TANG, PTP
    [J]. ACM TRANSACTIONS ON MATHEMATICAL SOFTWARE, 1990, 16 (04): : 378 - 400
  • [49] An asynchronous IEEE-754-standard single-precision floating-point divider for FPGA
    Hiromoto, Masayuki
    Ochi, Hiroyuki
    Nakamura, Yukihiro
    [J]. IPSJ Transactions on System LSI Design Methodology, 2009, 2 : 103 - 113
  • [50] Fast Method for the Extraction of Roots for Floating-Point Arithmetic in the IEEE Format.
    Wollenberg, R.
    [J]. Elektronik Munchen, 1988, 37 (08): : 114 - 116