共 50 条
- [41] Hammering Floating-Point Arithmetic [J]. FRONTIERS OF COMBINING SYSTEMS, FROCOS 2023, 2023, 14279 : 217 - 235
- [43] A Pseudo-Random Bit Generator Based on Three Chaotic Logistic Maps and IEEE 754-2008 Floating-Point Arithmetic [J]. THEORY AND APPLICATIONS OF MODELS OF COMPUTATION (TAMC 2014), 2014, 8402 : 229 - 247
- [44] Analysis and efficient implementation of IEEE-754 decimal floating point adders/subtractors in FPGAs for DPD and BID encoding [J]. JOURNAL OF SUPERCOMPUTING, 2024, 80 (07): : 9298 - 9326
- [45] An FPGA Based High Speed IEEE-754 Double Precision Floating Point Multiplier U sing Verilog [J]. 2013 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN VLSI, EMBEDDED SYSTEM, NANO ELECTRONICS AND TELECOMMUNICATION SYSTEM (ICEVENT 2013), 2013,
- [46] Combining Secret Sharing and Garbled Circuits for Efficient Private IEEE 754 Floating-Point Computations [J]. FINANCIAL CRYPTOGRAPHY AND DATA SECURITY (FC 2015), 2015, 8976 : 172 - 183
- [47] TABLE-DRIVEN IMPLEMENTATION OF THE EXPONENTIAL FUNCTION IN IEEE FLOATING-POINT ARITHMETIC [J]. ACM TRANSACTIONS ON MATHEMATICAL SOFTWARE, 1989, 15 (02): : 144 - 157
- [48] TABLE-DRIVEN IMPLEMENTATION OF THE LOGARITHM FUNCTION IN IEEE FLOATING-POINT ARITHMETIC [J]. ACM TRANSACTIONS ON MATHEMATICAL SOFTWARE, 1990, 16 (04): : 378 - 400
- [50] Fast Method for the Extraction of Roots for Floating-Point Arithmetic in the IEEE Format. [J]. Elektronik Munchen, 1988, 37 (08): : 114 - 116