A Generalized Floating-Point Representation and Manipulation of Quantum Signals Based on IEEE-754

被引:5
|
作者
Zhang, Rui [1 ]
Lu, Dayong [1 ]
Yin, Haiting [1 ]
机构
[1] Henan Univ, Sch Math, Stat, Kaifeng, Peoples R China
基金
中国国家自然科学基金;
关键词
Quantum computing; Quantum signal; Signal representation; Signal manipulation; Floating-point number representation; IMAGE STORAGE; COMPRESSION; RETRIEVAL;
D O I
10.1007/s10773-019-04379-y
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Quantum information processing has become increasingly attractive in the past few decades due to its extraordinary performance. However, few results of quantum signal and its related manipulations based on quantum computation have emerged in recent years. The paper proposes a generalized floating-point representation of quantum signals (GFPRQS), which is improved by represent an arbitrary quantum signal with p + q qubits. In a floating-point representation, although every number is approximated using three registers, this format allows to represent a much larger range of values with a given number of qubits than a fixed-pointing representation. Based on GFPRQS representation, we first present the quantum circuits to accomplish basic signal modules (i.e., multiplyby 2 module, halving module, comparator module, swap module, etc,). And then, we design a composite module (i.e., sort module). At the end of the paper, to indicate the usability of the model GFPRQS an example involving the mean filtering and its quantum circuit is given.
引用
收藏
页码:936 / 952
页数:17
相关论文
共 50 条
  • [21] Correct approximation of IEEE 754 floating-point arithmetic for program verification
    Roberto Bagnara
    Abramo Bagnara
    Fabio Biselli
    Michele Chiari
    Roberta Gori
    [J]. Constraints, 2022, 27 : 29 - 69
  • [22] An FPGA Based High Speed IEEE-754 Double Precision Floating Point Multiplier U sing Verilog
    Ramesh, Addanki Purna
    Tilak, A. V. N.
    Prasad, A. M.
    [J]. 2013 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN VLSI, EMBEDDED SYSTEM, NANO ELECTRONICS AND TELECOMMUNICATION SYSTEM (ICEVENT 2013), 2013,
  • [23] Software implementation of the IEEE 754R decimal floating-point arithmetic
    Cornea, Marius
    Anderson, Cristina
    Tsen, Charles
    [J]. SOFTWARE AND DATA TECHNOLOGIES, 2008, 10 : 97 - 109
  • [24] IEEE 754-2008 Decimal Floating-Point for Intel® Architecture Processors
    Cornea, Marius
    [J]. ARITH: 2009 19TH IEEE INTERNATIONAL SYMPOSIUM ON COMPUTER ARITHMETIC, 2009, : 225 - 228
  • [25] Design and implementation of a modular and portable IEEE 754 compliant floating-point unit
    Karuri, Kingshuk
    Leupers, Rainer
    Ascheid, Gerd
    Meyr, Heinrich
    Kedia, Monu
    [J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1556 - +
  • [26] Software implementation of the IEEE 754R decimal floating-point arithmetic
    Cornea, Marius
    Anderson, Cristina
    Tsen, Charles
    [J]. ICSOFT 2006: Proceedings of the First International Conference on Software and Data Technologies, Vol 1, 2006, : 13 - 20
  • [27] Implementation and Verification of IEEE-754 64-bit Floating-Point Arithmetic Library for 8-bit Soft-Core Processors
    Ali, Ehsan
    Pora, Wanchalerm
    [J]. 2020 8TH INTERNATIONAL ELECTRICAL ENGINEERING CONGRESS (IEECON), 2020,
  • [28] A generalized floating-point quantum representation of 2-D data and their applications
    Zhang, Rui
    Xu, Meiyu
    Lu, Dayong
    [J]. QUANTUM INFORMATION PROCESSING, 2020, 19 (11)
  • [29] A generalized floating-point quantum representation of 2-D data and their applications
    Rui Zhang
    Meiyu Xu
    Dayong Lu
    [J]. Quantum Information Processing, 2020, 19
  • [30] RADIX CONVERSION FOR IEEE754-2008 MIXED RADIX FLOATING-POINT ARITHMETIC
    Kupriianova, Olga
    Lauter, Christoph
    Muller, Jean-Michel
    [J]. 2013 ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, 2013, : 1134 - 1138