Design and implementation of a modular and portable IEEE 754 compliant floating-point unit

被引:0
|
作者
Karuri, Kingshuk [1 ]
Leupers, Rainer [1 ]
Ascheid, Gerd [1 ]
Meyr, Heinrich [1 ]
Kedia, Monu [2 ]
机构
[1] Rhein Westfal TH Aachen, Inst Integrated Signal Proc Syst, Aachen, Germany
[2] Indian Inst Technol, Kharagpur, W Bengal, India
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multimedia and communication algorithms from embedded system domain often make extensive use of floating-point arithmetic. Due to the complexity and expense of the floating-point hardware, final implementations of these algorithms are usually carried out using floating-point emulation in software, or conversion (manually or automatically) of the floating-point operations to fixed point operations. Such strategies often lead to semi-optimal and imprecise software implementation. This paper presents the design and implementation of a Floating-Point Unit (FPU) for an Application Specific Instruction set Processor (ASIP) suitable for embedded systems domain. Using a state-of-the-art Architecture Description Language (ADL) based ANP design framework, the FPU is implemented in such a modular way that it can be easily adapted to any other RISC like processor. The implemented operations are fully compliant to the IEEE 754 standard which facilitates portable software development. The benchmarking, in terms of energy, area and speed, of the designed FPU highlights the trade-offs of having a hardware FP U w.r.t. software emulation of floating-point operations.
引用
收藏
页码:1556 / +
页数:2
相关论文
共 50 条
  • [1] A floating-point unit using stochastic arithmetic compliant with the IEEE-754 standard
    Chotin, R
    Mehrez, H
    [J]. ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 603 - 606
  • [2] Implementation of IEEE 754 Compliant Single Precision Floating-Point Adder Unit Supporting Denormal Inputs on Xilinx FPGA
    Shirke, Milind
    Chandrababu, Sajish
    Abhyankar, Yogindra
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 408 - 412
  • [3] Vhdl Implementation Of IEEE 754 Floating Point Unit
    Anjanasasidharan
    Nagarajan, P.
    [J]. 2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [4] Software implementation of the IEEE 754R decimal floating-point arithmetic
    Cornea, Marius
    Anderson, Cristina
    Tsen, Charles
    [J]. SOFTWARE AND DATA TECHNOLOGIES, 2008, 10 : 97 - 109
  • [5] Software implementation of the IEEE 754R decimal floating-point arithmetic
    Cornea, Marius
    Anderson, Cristina
    Tsen, Charles
    [J]. ICSOFT 2006: Proceedings of the First International Conference on Software and Data Technologies, Vol 1, 2006, : 13 - 20
  • [6] IEEE 754 floating-point addition for neuromorphic architecture
    George, Arun M.
    Sharma, Rahul
    Rao, Shrisha
    [J]. NEUROCOMPUTING, 2019, 366 : 74 - 85
  • [7] Revisions to the IEEE 754 standard for floating-point arithmetic
    Schwarz, E
    [J]. 16TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2003, : 112 - 112
  • [8] An IEEE 754 Double-Precision Floating-Point Multiplier for Denormalized and Normalized Floating-Point Numbers
    Thompson, Ross
    Stine, James E.
    [J]. PROCEEDINGS OF THE ASAP2015 2015 IEEE 26TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2015, : 62 - 63
  • [9] Verifying a Synthesized Implementation of IEEE-754 Floating-Point Exponential Function using HOL
    Akbarpour, Behzad
    Abdel-Hamid, Amr T.
    Tahar, Sofiene
    Harrison, John
    [J]. COMPUTER JOURNAL, 2010, 53 (04): : 465 - 488
  • [10] An Automatable Formal Semantics for IEEE-754 Floating-Point Arithmetic
    Brain, Martin
    Tinelli, Cesare
    Rummer, Philipp
    Wahl, Thomas
    [J]. IEEE 22ND SYMPOSIUM ON COMPUTER ARITHMETIC ARITH 22, 2015, : 160 - 167