共 50 条
- [1] A floating-point unit using stochastic arithmetic compliant with the IEEE-754 standard [J]. ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 603 - 606
- [2] Implementation of IEEE 754 Compliant Single Precision Floating-Point Adder Unit Supporting Denormal Inputs on Xilinx FPGA [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 408 - 412
- [3] Vhdl Implementation Of IEEE 754 Floating Point Unit [J]. 2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
- [4] Software implementation of the IEEE 754R decimal floating-point arithmetic [J]. SOFTWARE AND DATA TECHNOLOGIES, 2008, 10 : 97 - 109
- [5] Software implementation of the IEEE 754R decimal floating-point arithmetic [J]. ICSOFT 2006: Proceedings of the First International Conference on Software and Data Technologies, Vol 1, 2006, : 13 - 20
- [7] Revisions to the IEEE 754 standard for floating-point arithmetic [J]. 16TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2003, : 112 - 112
- [8] An IEEE 754 Double-Precision Floating-Point Multiplier for Denormalized and Normalized Floating-Point Numbers [J]. PROCEEDINGS OF THE ASAP2015 2015 IEEE 26TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2015, : 62 - 63
- [9] Verifying a Synthesized Implementation of IEEE-754 Floating-Point Exponential Function using HOL [J]. COMPUTER JOURNAL, 2010, 53 (04): : 465 - 488
- [10] An Automatable Formal Semantics for IEEE-754 Floating-Point Arithmetic [J]. IEEE 22ND SYMPOSIUM ON COMPUTER ARITHMETIC ARITH 22, 2015, : 160 - 167