Inspection of Through Silicon Vias (TSV) and other Interconnections in IC packages by Computed Tomography

被引：12
|
作者：
Roth, Holger [1 ]
He, Zhenhui [2 ]
Mayer, Thomas [2 ]
机构：
[1] Gen Elect Sensing & Inspect Technol GmbH, Kranstr 8, D-70499 Stuttgart, Germany
[2] Niels Bohr, D-31515 Wunstorf, Germany
来源：
2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009) | 2009年
关键词：
D O I：
10.1109/EPTC.2009.5416506
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Through silicon vias (TSV) as used in 3D integrated electronic packages were inspected non-destructively by highly resolving nanofocus computed tomography (nanoCT). In particular, in the TSVs plating voids were visualised and quantitatively evaluated by numerical processing of the resulting volumetric data. The nanoCT technology is outlined and further applications such as interposers etc. are considered.
引用
收藏
页码：438 / +
页数：2
相关论文
共 50 条
  • [21] Development and evaluation of 3-D SiP with vertically interconnected through silicon vias (TSV)
    Jang, Dong Min
    Ryu, Chunghyun
    Lee, Kwang Yong
    Cho, Byeong Hoon
    Kim, Joungho
    Oh, Tae Sung
    Lee, Won Jong
    Yu, Jin
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 847 - +
  • [22] 3D Stacked IC demonstrator using Hybrid Collective Die-to-Wafer Bonding with copper Through Silicon Vias (TSV)ac
    Van Olmen, J.
    Coenen, J.
    Dehaene, W.
    De Meyer, K.
    Huyghebaert, C.
    Jourdain, A.
    Katti, Guruprasad
    Mercha, A.
    Rakowski, M.
    Stucchi, M.
    Travaly, Y.
    Beyne, E.
    Swinnen, B.
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 12 - +
  • [23] Novel Crosstalk Modeling for Multiple Through-Silicon-Vias (TSV) on 3-D IC: Experimental Validation and Application to Faraday Cage Design
    Chang, Yu-Jen
    Chuang, Hao-Hsiang
    Lu, Yi-Chang
    Chiou, Yih-Peng
    Wu, Tzong-Lin
    Chen, Peng-Shu
    Wu, Shih-Hsien
    Kuo, Tzu-Ying
    Zhan, Chau-Jie
    Lo, Wei-Chung
    2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2012, : 232 - 235
  • [24] Assembly and Reliability of Micro-bumped chips with Through-silicon Vias (TSV) Interposer
    Ong, Yue Ying
    Chai, Tai Chong
    Yu, Daquan
    Thew, Meei Leng
    Myo, Eipa
    Wai, Leong Ching
    Jong, Ming Ching
    Rao, Vempati Srinivasa
    Su, Nandar
    Zhang, Xiaowu
    Damaruganath, Pinjala
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 452 - 458
  • [25] A New Prewetting Process of Through Silicon Vias (TSV) Electroplating for 3D Integration
    Li, Cao
    Nie, Jun
    Zou, Jinglong
    Liu, Sheng
    Zheng, Huai
    Fei, Peng
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2019, 28 (03) : 447 - 452
  • [26] Reliability Assessment of Through-Silicon Vias in Multi-Die Stack Packages
    Liu, Xi
    Chen, Qiao
    Sundaram, Venkatesh
    Simmons-Matthews, Margaret
    Wachtler, Kurt P.
    Tummala, Rao R.
    Sitaraman, Suresh K.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2012, 12 (02) : 263 - 271
  • [27] In-line through silicon vias etching depths inspection by spectroscopic reflectometry
    Fursenko, O.
    Bauer, J.
    Marschmeyer, S.
    MICROELECTRONIC ENGINEERING, 2014, 122 : 25 - 28
  • [28] Inspection and metrology for through-silicon vias and 3D integration
    Rudack, Andrew C.
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXVI, PTS 1 AND 2, 2012, 8324
  • [29] 3-D Packaging With Through-Silicon Via (TSV) for Electrical and Fluidic Interconnections
    Khan, Navas
    Yu, Li Hong
    Pin, Tan Siow
    Ho, Soon Wee
    Kripesh, Vaidyanathan
    Pinjala, Damaruganath
    Lau, John H.
    Chuan, Toh Kok
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (02): : 221 - 228
  • [30] Monolithic integration of high capacitance (power/ground) and low capacitance (data) Through Silicon Vias (TSV) in 2.5D Through Silicon Interposer (TSI) and 3D IC Technology
    Katti, G.
    Weiliang, Y.
    Weerasekera, R.
    Fai, Chang Ka
    Dutta, R.
    Ho, S. W.
    Li, H. Y.
    Bhattacharya, S.
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 249 - 252
12345