Model-Based Design of Flexible and Efficient LDPC Decoders on FPGA Devices

被引:4
|
作者
Delomier, Yann [1 ]
Le Gal, Bertrand [1 ]
Crenne, Jeremie [1 ]
Jego, Christophe [1 ]
机构
[1] Univ Bordeaux, Bordeaux INP, UMR 5218, IMS Lab, 351 Cours Liberat, F-33405 Talence, France
关键词
LDPC codes; Model-based design; HLS; FPGA; HIGH-THROUGHPUT;
D O I
10.1007/s11265-020-01519-0
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Advances in digital communication advocate for the use of hardware LDPC decoders in applications requiring reliable and fast information transfer. Hand-coded RTL architectures provide the highest performances but slower the path to IP design. By the use of HLS-based methodology, a number of approaches exists to facilitate development and to rapidly incorporate hardware accelerators into end-user applications. In this paper we present a generic SystemC behavioral model to generate efficient hardware LDPC decoders using Xilinx Vivado HLS. We evaluate the performance of provided architectures and assess efficiency over competing approaches. Hardware complexity reduction up to 10x are shown whereas the throughput speedups are between 1.5x and 16x. The provided architectures have performance in the same order of magnitude of handcrafted RTL architectures.
引用
收藏
页码:727 / 745
页数:19
相关论文
共 50 条
  • [41] Distributed Environment for Model-Based Design of Power Electronic Devices
    Hinov, Nikolay
    Vakovsky, Dimiter
    2018 20TH INTERNATIONAL SYMPOSIUM ON ELECTRICAL APPARATUS AND TECHNOLOGIES (SIELA), 2018,
  • [42] A MODEL-BASED AND SIMULATION DRIVEN DESIGN APPROACH FOR HAPTIC DEVICES
    Ahmad, Aftab
    Andersson, Kjell
    Sellgren, Ulf
    PROCEEDINGS OF THE ASME INTERNATIONAL DESIGN ENGINEERING TECHNICAL CONFERENCES AND COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE, 2013, VOL 2B, 2014,
  • [43] A Flexible FPGA-Based Quasi-Cyclic LDPC Decoder
    Hailes, Peter
    Xu, Lei
    Maunder, Robert G.
    Al-Hashimi, Bashir M.
    Hanzo, Lajos
    IEEE ACCESS, 2017, 5 : 20965 - 20984
  • [44] Memory System Optimization for FPGA-Based Implementation of Quasi-Cyclic LDPC Codes Decoders
    Chen, Xiaoheng
    Kang, Jingyu
    Lin, Shu
    Akella, Venkatesh
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (01) : 98 - 111
  • [45] A Polyhedral Model-based Framework for Dataflow Implementation on FPGA devices of Iterative Stencil Loops
    Natale, Giuseppe
    Stramondo, Giulio
    Bressana, Pietro
    Cattaneo, Riccardo
    Sciuto, Donatella
    Santambrogio, Marco D.
    2016 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2016,
  • [46] FPGA based design and prototyping of efficient 5G QC-LDPC channel decoding
    Nadal, Jeremy
    Baghdadi, Amer
    PROCEEDINGS OF THE 2020 31ST INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING (RSP): SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2020, : 36 - 42
  • [47] An FPGA-based QC-LDPC encoder design
    Yang, Yunling
    Li, Nan
    2024 5TH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND APPLICATION, ICCEA 2024, 2024, : 414 - 418
  • [48] Design and implementation of QSBC-LDPC encoders based on FPGA
    Xu, Ying
    Wei, Guo
    Shuju Caiji Yu Chuli/Journal of Data Acquisition and Processing, 2008, 23 (06): : 713 - 717
  • [49] Design of High-Throughput Fully Parallel LDPC Decoders Based on Wire Partitioning
    Onizawa, Naoya
    Hanyu, Takahiro
    Gaudet, Vincent C.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (03) : 482 - 489
  • [50] A modular Vedic multiplier architecture for model-based design and deployment on FPGA platforms
    Bianchi, Valentina
    De Munari, Ilaria
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 76