High-Speed Serial Link Challenges using Multi-Level Signaling

被引：0
|
作者：
Dikhaminjia, N. [1 ]
He, J. [1 ]
Hernandez, E. [1 ]
Tsiklauri, M. [1 ]
Drewniak, J. [1 ]
Chada, A. [2 ]
Zvonkin, M. [2 ]
Mutnury, B. [2 ]
机构：
[1] Missouri Univ Sci & Technol, Electromagnet Compatibil Lab, Dept Elect & Comp Engn, Rolla, MO 65401 USA
[2] Dell Inc, Round Rock, TX 78682 USA
来源：
2015 IEEE 24TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS | 2015年
关键词：
PAM4; NRZ; high speed serial link; equalization; jitter;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The paper discusses challenges of high-speed serial links using multi-level signaling and gives comparison of the performance of the various channels with different lossy materials and equalization options. Advantages and problems of multi-level signaling are shown based on the test results.
引用
收藏
页码：57 / 59
页数：3
相关论文
共 50 条
  • [41] A HIGH-SPEED BATCH-MODE ULTRASONIC MACHINING TECHNOLOGY FOR MULTI-LEVEL QUARTZ CRYSTAL MICROSTRUCTURES
    Li, Tao
    Gianchandani, Yogesh B.
    MEMS 2010: 23RD IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS, TECHNICAL DIGEST, 2010, : 348 - 351
  • [42] Structure optimization of high-speed railway train product spectrums based on multi-level passenger demand
    Wang, Ruxin
    Nie, Lei
    Fu, Huiling
    Tong, Lu
    Journal of Railway Science and Engineering, 2024, 21 (07) : 2581 - 2591
  • [43] Design Techniques for High-Speed Multi-Level Viterbi Detectors and Trellis-Coded-Modulation Decoders
    Yueksel, Hazar
    Braendli, Matthias
    Burg, Andreas
    Cherubini, Giovanni
    Cideciyan, Roy D.
    Francese, Pier Andrea
    Furrer, Simeon
    Kossel, Marcel
    Kull, Lukas
    Luu, Danny
    Menolfi, Christian
    Morf, Thomas
    Toifl, Thomas
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (10) : 3529 - 3542
  • [44] System-Level Design of Continuous/Discrete-Time Heterogeneous Systems Applied to High-Speed Serial Link
    Bensoudane, E.
    Tonietto, D.
    Gheorghe, L.
    Nicolescu, G.
    2008 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2008, : 189 - +
  • [45] HIGH-SPEED MICROPROCESSOR LINK
    HIYIANNIS, GI
    ELECTRONICS & WIRELESS WORLD, 1987, 93 (1622): : 1247 - 1247
  • [46] Multi-Level High Speed Burst-Mode Receivers
    Yin, Xin
    Van Kerrebrouck, J.
    Coudyzer, G.
    Bauwelinck, Johan
    2016 21ST OPTOELECTRONICS AND COMMUNICATIONS CONFERENCE (OECC) HELD JOINTLY WITH 2016 INTERNATIONAL CONFERENCE ON PHOTONICS IN SWITCHING (PS), 2016,
  • [47] Composite serial sections multi-level registration
    Zhao, Xiuyang
    Yin, Yansheng
    Yang, Bo
    Tian, Xiaofeng
    Cailiao Yanjiu Xuebao/Chinese Journal of Materials Research, 2007, 21 (03): : 277 - 281
  • [48] Multiple-Valued Signaling for High-Speed Serial Links Using Tomlinson-Harashima Precoding
    Yuminaka, Yasushi
    Iijima, Yosuke
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2016, 6 (01) : 25 - 33
  • [49] High-speed serial interface equalization tuning using metaheuristics
    Torralba-Ayance, Adan
    Gonzalez-Zapata, Astrid Maritza
    Diaz-Sanchez, Alejandro
    INTEGRATION-THE VLSI JOURNAL, 2025, 102
  • [50] High-Order Joint Embedding for Multi-Level Link Prediction
    Yuan, Yubai
    Qu, Annie
    JOURNAL OF THE AMERICAN STATISTICAL ASSOCIATION, 2023, 118 (543) : 1692 - 1706
12345