High-Speed Serial Link Challenges using Multi-Level Signaling

被引：0

作者：

Dikhaminjia, N. ^{[1
]}

He, J. ^{[1
]}

Hernandez, E. ^{[1
]}

Tsiklauri, M. ^{[1
]}

Drewniak, J. ^{[1
]}

Chada, A. ^{[2
]}

Zvonkin, M. ^{[2
]}

Mutnury, B. ^{[2
]}

机构：

[1] Missouri Univ Sci & Technol, Electromagnet Compatibil Lab, Dept Elect & Comp Engn, Rolla, MO 65401 USA

[2] Dell Inc, Round Rock, TX 78682 USA

来源：

2015 IEEE 24TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS | 2015年

关键词：

PAM4; NRZ; high speed serial link; equalization; jitter;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The paper discusses challenges of high-speed serial links using multi-level signaling and gives comparison of the performance of the various channels with different lossy materials and equalization options. Advantages and problems of multi-level signaling are shown based on the test results.

引用

页码：57 / 59

页数：3

共 50 条

[21] High-speed multi-level 512x512 spatial light modulator
Bauchert, KA
Serati, SA
OPTICAL PATTERN RECOGNITION XI, 2000, 4043 : 59 - 65
[22] Global multi-level reduction technique for nonlinear simulation of high-speed interconnect circuits
Gunupudi, P
Khazaka, R
Dounavis, A
Nakhla, M
Achar, R
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2001, : 259 - 262
[23] Per-bit Equalization Approach for Multi-level Signal in High-speed Design
He, J.
Deng, H.
Dikhaminjia, N.
Tsiklauri, M.
Drewniak, J.
Chada, A.
Mutnury, B.
2017 IEEE 26TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2017,
[24] A high-speed parallel sensing scheme for multi-level non-volatile memories
Calligaro, C
Gastaldi, R
Manstretta, A
Torelli, G
INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, PROCEEDINGS, 1997, : 96 - 101
[25] A Novel PWAM Signaling Scheme for High-speed Serial Interface
Kim, HwanUng
Kang, Jin-Ku
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2022, 22 (05) : 326 - 340
[26] High-Speed Serial Differential Signaling Links with Commercial Equalizer
Sevcik, Bretislav
PROCEEDINGS OF THE 20TH INTERNATIONAL CONFERENCE, RADIOELETRONIKA 2010, 2010, : 191 - 194
[27] A multi-page cell architecture for high-speed programming multi-level NAND flash memories
Takeuchi, K
Tanaka, T
Tanzawa, T
1997 SYMPOSIUM ON VLSI CIRCUITS: DIGEST OF TECHNICAL PAPERS, 1997, : 67 - 68
[28] A novel gigabit multidrop serial link for high-speed digital systems
Tobajas, F
Esper-Chain, R
Arteaga, R
Santana, O
de Armas, V
Sarmiento, R
VLSI Circuits and Systems II, Pts 1 and 2, 2005, 5837 : 112 - 120
[29] A Serial Optical Link Based Memory Test System for High-Speed and Multi-Parallel Test
Lee, Sang-Hoon
Cho, Soohaeng
Song, Ki-Jae
Byun, Eon-Jo
Joo, SungHo
Suh, Sung-Dong
Ha, Kyoungho
Oh, Se-Jang
Lee, Wuisoo
JOURNAL OF LIGHTWAVE TECHNOLOGY, 2010, 28 (01) : 104 - 110
[30] Deep Local Multi-level Feature Aggregation Based High-speed Train Image Matching
Li, Jun
Li, Xiang
Wei, Yifei
Wang, Xiaojun
KSII TRANSACTIONS ON INTERNET AND INFORMATION SYSTEMS, 2022, 16 (05): : 1597 - 1610

← 1 2 3 4 5 →