共 50 条
- [41] Leakage Reduction of P-Type Logic Circuits Using Pass-Transistor Adiabatic Logic with PMOS Pull-Up Configuration QUANTUM, NANO, MICRO AND INFORMATION TECHNOLOGIES, 2011, 39 : 73 - 78
- [44] A computational framework for guiding the MOCVD-growth of wafer-scale 2D materials npj Computational Materials, 8
- [49] Swing restored pass-transistor logic-based multiply and accumulate circuit for multimedia applications IEEE J Solid State Circuits, 6 (804-809):
- [50] Test generation for stuck-on faults in BDD-based pass-transistor logic SPL SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 16 - 21