A DC-50 GHz, Low Insertion Loss and High P1dB SPDT Switch IC in 40-nm SOI CMOS

被引:0
|
作者
Chen, Cuilin [1 ]
Xu, Xiao [1 ]
Yoshimasu, Toshihiko [1 ]
机构
[1] Waseda Univ, Grad Sch Informat Prod & Syst, Wakamatsu Ku, 2-7 Hibikino, Kitakyushu, Fukuoka, Japan
关键词
broadband; SPDT switch IC; SOI; low insertion loss: high P1dB;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
DC-50 GHz Single-Pole Double-Throw (SPDT) switch IC is designed, fabricated and fully evaluated on wafer in 40-nm SOI CMOS. The insertion loss of the SPDT switch IC is 0.99 dB at 20 GHz and 1.68 dB at 40 GHz, respectively. From 100 MHz to 50 GHz, the measured isolation is better than 15.8 (IB. The input-referred 1-dB compression point (P1dB) is over 20 dBm at 10 GHz.
引用
收藏
页码:5 / 8
页数:4
相关论文
共 29 条
  • [21] A Low Insertion-Loss 10-110 GHz Digitally Tunable SPST Switch in 22 nm FD-SOI CMOS
    Ciocoveanu, Radu
    Weigel, Robert
    Hagelauer, Amelie
    Issakov, Vadim
    2018 IEEE BICMOS AND COMPOUND SEMICONDUCTOR INTEGRATED CIRCUITS AND TECHNOLOGY SYMPOSIUM (BCICTS), 2018, : 122 - 125
  • [22] A 26-GHz-band High Efficiency Stacked-FET Power Amplifier IC with Adaptively Controlled Load and Bias Circuits in 40-nm SOI CMOS
    Sugiura, Tsuyoshi
    Chen, Cuilin
    Yoshimasu, Toshihiko
    PROCEEDINGS OF THE 2019 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2019, : 1700 - 1702
  • [23] A 14-GHz-Band Harmonic Tuned Low-Power Low-Phase-Noise VCO IC with a Novel Bias Feedback Circuit in 40-nm CMOS SOI
    Fang, Mengchu
    Yoshimasu, Toshihiko
    2022 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2022, : 167 - 170
  • [24] A 0.6-2.8GHz CMOS RF Vector Multiplier with Low RMS Magnitude and Phase Errors and High P1dB
    Xu, Yiling
    Xia, Jingjing
    Boumaiza, Slim
    2017 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2017, : 2015 - 2017
  • [25] A miniature low-insertion-loss, high-power CMOS SPDT switch using floating-body technique for 2.4-and 5.8-GHz applications
    Yeh, MC
    Liu, RC
    Tsai, ZM
    Wang, H
    2005 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2005, : 451 - 454
  • [26] A DC to 43-GHz SPST Switch with Minimum 50-dB Isolation and+19.6-dBm Large-Signal Power Handling in 45-nm SOI-CMOS
    Eltaliawy, Ayman
    Long, John R.
    Cahoon, Ned
    2020 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2020, : 63 - 66
  • [27] A 60GHz 28nm UTBB FD-SOI CMOS Reconfigurable Power Amplifier with 21% PAE, 18.2dBm P1dB and 74mW PDC
    Larie, Aurelien
    Kerherve, Eric
    Martineau, Baudouin
    Vogt, Lionel
    Belot, Didier
    2015 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2015, 58 : 48 - U59
  • [28] A 37-43GHz Two Way Current Combining Power Amplifier with 19.6-dBm P1dB for 5G Phased Arrays in 45nm-SOI CMOS
    Elgamal, Mohamed A.
    Weheiba, M.
    Esmael, Mohamed M. R.
    Abdalla, Mohamed A. Y.
    Mohieldin, Ahmed N.
    2021 28TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (IEEE ICECS 2021), 2021,
  • [29] Fully-Integrated Non-Magnetic 180nm SOI Circulator with >1W P1dB, >+50dBm IIP3 and High Isolation Across 1.85 VSWR
    Nagulu, Aravind
    Alu, Andrea
    Krishnaswamy, Harish
    PROCEEDINGS OF THE 2018 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2018, : 104 - 107