Electrodeposition of near-eutectic SnAg solders for wafer-level packaging

被引:31
|
作者
Kim, B [1 ]
Ritzdorf, T [1 ]
机构
[1] Semitool Inc, ECD Div, Kalispell, MT 59901 USA
关键词
D O I
10.1149/1.1596163
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
The electrodeposition of near-eutectic SnAg solders for wafer level packaging was investigated with Shipley-Ronal's EXP-0700 SnAg bath. Fundamental studies including polarization behavior, morphological transition, and compositional change were performed to investigate the alloy deposition mechanism. It was proven that the mass transfer limitation of silver ions at low potential drove the drastic change of morphology and composition with increasing current density. The morphological transition occurred through four stages (dendrites, suppression of dendrites, facets, and dendrites) and the content of silver in the deposit dropped with increasing current density. The deposition mechanism of SnAg alloys with this bath looks similar to that of SnAgCu alloys with an alkaline bath due to a similar polarization behavior. Pattern plating results including studs, mushrooms, and stacks can be summarized as fine-grained surface, high deposition rate, good uniformity, and repeatability. Two types of in situ stack plating, Cu/SnAg and Ni/SnAg, were successfully performed with no defects between two layers. Reflow tests conducted with near-eutectic SnAg solders on copper studs showed spherical shapes with smooth surfaces, where the average melting point of whole bumps in a wafer was 223.7degreesC, which is close to the melting point (221degreesC) of the eutectic composition. (C) 2003 The Electrochemical Society.
引用
收藏
页码:C577 / C584
页数:8
相关论文
共 50 条
  • [21] Wafer-level packaging technology for IOGbps TOSAs
    Sherrer, DW
    Brese, N
    Fisher, J
    Gaebe, C
    Heiks, NA
    Getz, J
    Rasnake, J
    Simon, ES
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1325 - 1332
  • [22] An innovative approach to wafer-level MEMS packaging
    Teomim, D
    Badihi, A
    Zilber, G
    SOLID STATE TECHNOLOGY, 2002, 45 (01) : 57 - +
  • [23] MMIC compatible wafer-level packaging technology
    Chang-Chien, P.
    Zeng, X.
    Tornquist, K.
    Nishimoto, M.
    Battung, M.
    Chung, Y.
    Yang, J.
    Farkas, D.
    Yajima, M.
    Cheung, C.
    Luo, K.
    Eaves, D.
    Lee, J.
    Uyeda, J.
    Duan, D.
    Fordham, O.
    Chung, T.
    Sandhu, R.
    Tsai, R.
    2007 INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE AND RELATED MATERIALS, CONFERENCE PROCEEDINGS, 2007, : 14 - 17
  • [24] MEMS wafer-level packaging with conductive vias and wafer bonding
    Yun, C. H.
    Martin, J. R.
    Chen, T.
    Davis, D.
    TRANSDUCERS '07 & EUROSENSORS XXI, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007,
  • [25] DRIE from MEMS to wafer-level packaging
    Lea, Leslie M.
    Short, Carolyn L.
    SOLID STATE TECHNOLOGY, 2007, 50 (12) : 58 - 60
  • [26] Wafer-level packaging: Front meets back
    Anon
    European Semiconductor, 1999, 21 (11):
  • [27] Wafer-Level Vacuum Packaging of Smart Sensors
    Hilton, Allan
    Temple, Dorota S.
    SENSORS, 2016, 16 (11)
  • [28] CMOS Image Sensor Wafer-level Packaging
    Matthias, Thorsten
    Kreindl, Gerald
    Dragoi, Viorel
    Wimplinger, Markus
    Lindner, Paul
    2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP), 2011, : 1 - 6
  • [29] MEMS Wafer-Level Packaging Technology Using LTCC Wafer
    Mohri, Mamoru
    Esashi, Masayoshi
    Tanaka, Shuji
    ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2014, 97 (09) : 246 - U8
  • [30] Ceramic via wafer-level packaging for MEMS
    Heck, John M.
    Arana, Leonel R.
    Read, Bill
    Dory, Thomas S.
    ADVANCES IN ELECTRONIC PACKAGING 2005, PTS A-C, 2005, : 1069 - 1074