Electrodeposition of near-eutectic SnAg solders for wafer-level packaging

被引:31
|
作者
Kim, B [1 ]
Ritzdorf, T [1 ]
机构
[1] Semitool Inc, ECD Div, Kalispell, MT 59901 USA
关键词
D O I
10.1149/1.1596163
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
The electrodeposition of near-eutectic SnAg solders for wafer level packaging was investigated with Shipley-Ronal's EXP-0700 SnAg bath. Fundamental studies including polarization behavior, morphological transition, and compositional change were performed to investigate the alloy deposition mechanism. It was proven that the mass transfer limitation of silver ions at low potential drove the drastic change of morphology and composition with increasing current density. The morphological transition occurred through four stages (dendrites, suppression of dendrites, facets, and dendrites) and the content of silver in the deposit dropped with increasing current density. The deposition mechanism of SnAg alloys with this bath looks similar to that of SnAgCu alloys with an alkaline bath due to a similar polarization behavior. Pattern plating results including studs, mushrooms, and stacks can be summarized as fine-grained surface, high deposition rate, good uniformity, and repeatability. Two types of in situ stack plating, Cu/SnAg and Ni/SnAg, were successfully performed with no defects between two layers. Reflow tests conducted with near-eutectic SnAg solders on copper studs showed spherical shapes with smooth surfaces, where the average melting point of whole bumps in a wafer was 223.7degreesC, which is close to the melting point (221degreesC) of the eutectic composition. (C) 2003 The Electrochemical Society.
引用
收藏
页码:C577 / C584
页数:8
相关论文
共 50 条
  • [31] Vacuum wafer-level packaging for MEMS applications
    Caplet, S
    Sillon, N
    Delaye, MT
    Berruyer, P
    MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY VIII, 2003, 4979 : 271 - 278
  • [32] Advances in lithography technologies for wafer-level packaging
    Pelzer, R
    Kettner, P
    Lindner, P
    Schaefer, C
    FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, PROCEEDINGS, 2003, : 126 - 129
  • [33] Trends in Wafer-level Packaging of MEMS: MEMS Packaging Solutions
    Baert, K.
    De Moor, P.
    Tilmans, H.
    John, J.
    Witvrouw, A.
    Van Hoof, C.
    Beyne, E.
    Advanced Packaging, 2004, 13 (04): : 25 - 27
  • [34] Wafer-level packaging of MEMS accelerometers with through-wafer interconnects
    Yun, CH
    Brosnihan, TJ
    Webster, WA
    Villarreal, J
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 320 - 323
  • [35] Embedded Wafer-level Microfluidic Cooling Designs for The System on Wafer Packaging
    Li, Jie
    Liu, Guandong
    Wang, Weihao
    Cao, Rong
    Wang, Chuanzhi
    Liu, Lingling
    2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [36] A low cost wafer-level MEMS packaging technology
    Monajemi, P
    Joseph, PJ
    Kohl, PA
    Ayazi, F
    MEMS 2005 MIAMI: TECHNICAL DIGEST, 2005, : 634 - 637
  • [37] Electrical test strategies for a wafer-level packaging technology
    Keezer, DC
    Patel, CS
    Bakir, MS
    Zhou, Q
    Meindl, JD
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2003, 26 (04): : 267 - 272
  • [38] Electrochemically deposited solder bumps for wafer-level packaging
    Solomon, G
    SOLID STATE TECHNOLOGY, 2001, 44 (04) : 83 - +
  • [39] Failsafe Wafer-level Packaging of a Piezoelectric MEMS Actuator
    Matin, M. A.
    Ozaki, K.
    Akai, D.
    Sawada, K.
    Ishida, M.
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 356 - 361
  • [40] Wafer-Level Packaging Technology for Optical Sensor Devices
    Toschkoff, G.
    Bodner, T.
    Etschmaier, H.
    Schrank, F.
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,