A novel nanowire channel poly-Si TFT functioning as transistor and nonvolatile SONOS memory

被引:48
|
作者
Chen, Shih-Ching [1 ]
Chang, Ting-Chang
Liu, Po-Tsun
Wu, Yung-Chun
Lin, Po-Shun
Tseng, Bae-Heng
Shy, Jang-Hung
Sze, S. M.
Chang, Chun-Yen
Lien, Chen-Hsin
机构
[1] Natl Tsing Hua Univ, Inst Elect Engn, Hsinchu 300, Taiwan
[2] Natl Sun Yat Sen Univ, Dept Phys, Kaohsiung 804, Taiwan
[3] Natl Sun Yat Sen Univ, Inst Electroopt Engn, Kaohsiung 804, Taiwan
[4] Natl Sun Yat Sen Univ, Ctr Nanosci & Nanotechnol, Kaohsiung 804, Taiwan
[5] Natl Chiao Tung Univ, Dept Photon, Hsinchu 300, Taiwan
[6] Natl Chiao Tung Univ, Display Inst, Hsinchu 300, Taiwan
[7] Natl Tsing Hua Univ, Dept Engn & Syst Sci, Hsinchu 300, Taiwan
[8] Natl Sun Yat Sen Univ, Inst Mat Sci & Engn, Kaohsiung 804, Taiwan
[9] Natl Chiao Tung Univ, Inst Elect, Hsinchu 300, Taiwan
关键词
nanowire (NW); nonvolatile memory; polysilicon (poly-Si); silicon-oxide-nitride-oxide-silicon (SONOS); thin-film transistor (TFT);
D O I
10.1109/LED.2007.903885
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this letter, a polycrystalline silicon thin-film transistor consisting of silicon-oxide-nitride-oxide-silicon (SONOS) stack gate dielectric and nanowire (NW) channels was investigated for the applications of transistor and nonvolatile memory. The proposed device, which is named as NW SONOS-TFT, has superior electrical characteristics of transistor, including a higher drain current, a smaller threshold voltage (V-th), and a steeper subthreshold slope. Moreover, the NW SONOS-TFT also can exhibit high program/erase efficiency under adequate bias operation. The duality of both transistor and memory device for the NW SONOS-TFT can be attributed to the trigate structure and channel corner effect.
引用
收藏
页码:809 / 811
页数:3
相关论文
共 50 条
  • [21] Additional Charge Trapping layer SONOS Nonvolatile Memory Based on Ultra-Thin Body Poly-Si Junctionless FinFET
    Wang, Wei-Cheng
    Chung, Chien-Chih
    Chung, Ming-Hsien
    Wang, Cheng-Ping
    Wu, Yung-Chun
    2015 SILICON NANOELECTRONICS WORKSHOP (SNW), 2015,
  • [22] Read Characteristics of Independent Double-Gate Poly-Si Nanowire SONOS Devices
    Lin, Horng-Chih
    Lin, Zer-Ming
    Chen, Wei-Chen
    Huang, Tiao-Yuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (11) : 3771 - 3777
  • [23] Impacts of Multiple-Gated Configuration on the Characteristics of Poly-Si Nanowire SONOS Devices
    Hsu, Hsing-Hui
    Lin, Horng-Chih
    Luo, Cheng-Wei
    Su, Chun-Jung
    Huang, Tiao-Yuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (03) : 641 - 649
  • [24] Comprehensive Study of N-Channel and P-Channel Twin Poly-Si FinFET Nonvolatile Memory
    Yeh, Mu-Shih
    Wu, Yung-Chun
    Liu, Kuan-Cheng
    Hung, Min-Feng
    Jhan, Yi-Ruei
    Lu, Nan-Heng
    Chung, Ming-Hsien
    Wu, Min-Hsin
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2014, 13 (04) : 814 - 819
  • [25] One-Transistor Nonvolatile SRAM (ONSRAM) on Silicon Nanowire SONOS
    Ryu, Seong-Wan
    Han, Jin-Woo
    Moon, Dong-Il
    Choi, Yang-Kyu
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 587 - 590
  • [26] Mobility model of polysilicon thin-film transistor (Poly-Si TFT)
    Gupta, N
    Tyagi, BP
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 950 - 953
  • [27] Si-nanowire based gate-all-around nonvolatile SONOS memory cell
    Fu, J.
    Singh, N.
    Buddharaju, K. D.
    Teo, S. H. G.
    Shen, C.
    Jiang, Y.
    Zhu, C. X.
    Yu, M. B.
    Lo, G. Q.
    Balasubramanian, N.
    Kwong, D. L.
    Gnani, E.
    Baccarani, G.
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (05) : 518 - 521
  • [28] A new poly-Si TFT with selectively doped channel fabricated by novel excimer laser annealing
    Jeon, JH
    Lee, MC
    Park, KC
    Jung, SH
    Han, MK
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 213 - 216
  • [29] Novel offset gated poly-Si TFT's with subgate
    Park, CM
    Min, BH
    Han, MK
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (07) : 1402 - 1405
  • [30] Development of poly-Si TFT in NEC
    Okumura, F
    NEC RESEARCH & DEVELOPMENT, 1999, 40 (04): : 424 - 428