Improving the static analysis of loops by dynamic partitioning techniques

被引:3
|
作者
Martel, M [1 ]
机构
[1] CEA, LIST, DTSI, SLA, F-91191 Gif Sur Yvette, France
关键词
D O I
10.1109/SCAM.2003.1238027
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Many static analyses aim at assigning to each control point of a program an invariant property that characterizes any state of a trace corresponding to this point. The choice of the set of control points determines the states of an execution trace for which a common property must be found. In this article, we focus on sufficient conditions to substitute one control flow graph for another during an analysis. Next, we introduce a dynamic partitioning algorithm that improves the precision of the calculated invariants by deciding dynamically how to map the states of the traces to the control points, depending on the properties resulting from the first steps of the analysis. In particular this algorithm enables the loops to be unfolded only if this improves the precision of the final invariants. Its correctness stems from the fact that it uses legal graph substitutions.
引用
收藏
页码:13 / 21
页数:9
相关论文
共 50 条
  • [21] Parallel static and dynamic multi-constraint graph partitioning
    Schloegel, K
    Karypis, G
    Kumar, V
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2002, 14 (03): : 219 - 240
  • [22] Partitioning and analysis of static digital CMOS circuits
    Hubner, U
    Vierhaus, HT
    Camposano, R
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (11) : 1292 - 1310
  • [23] A General Framework to Detect Design Patterns by Combining Static and Dynamic Analysis Techniques
    Liu, Cong
    INTERNATIONAL JOURNAL OF SOFTWARE ENGINEERING AND KNOWLEDGE ENGINEERING, 2021, 31 (01) : 21 - 54
  • [24] Partitioning and analysis of static digital CMOS circuits
    G. Diehl ISDN GmbH
    IEEE Trans Comput Aided Des Integr Circuits Syst, 11 (1292-1310):
  • [25] Efficient Preemption of Loops for Dynamic HW/SW Partitioning on Configurable Systems on Chip
    Roessler, Marko
    Langer, Jan
    Heinkel, Ulrich
    PROCEEDINGS OF THE 2013 ELECTRONIC SYSTEM LEVEL SYNTHESIS CONFERENCE (ESLSYN), 2013,
  • [26] Partitioning and reordering techniques for static test sequence compaction of sequential circuits
    Hsiao, MS
    Chakradhar, ST
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 452 - 457
  • [27] TECHNIQUES FOR MEASURING THE STATIC AND DYNAMIC PROPERTIES OF THE PATELLA
    MINNS, RJ
    WALSH, WK
    CLARKE, JA
    JOURNAL OF BIOMEDICAL ENGINEERING, 1989, 11 (03): : 209 - 214
  • [28] A dynamic partitioning self-scheduling scheme for parallel loops on heterogeneous clusters
    Yang, Chao-Tung
    Shih, Wen-Chung
    Tseng, Shian-Shyong
    COMPUTATIONAL SCIENCE - ICCS 2006, PT 1, PROCEEDINGS, 2006, 3991 : 810 - 813
  • [29] A new sketch partitioning and analysis techniques
    Tian, H. W.
    Qin, S. F.
    PROCEEDINGS OF THE 18TH INTERNATIONAL CONFERENCE ON AUTOMATION AND COMPUTING (ICAC 12), 2012, : 337 - 341
  • [30] Partitioning and scheduling loops on NOWs
    Chen, S
    Xue, J
    COMPUTER COMMUNICATIONS, 1999, 22 (11) : 1017 - 1033