Efficient Preemption of Loops for Dynamic HW/SW Partitioning on Configurable Systems on Chip

被引:0
|
作者
Roessler, Marko [1 ]
Langer, Jan [1 ]
Heinkel, Ulrich [1 ]
机构
[1] Tech Univ Chemnitz, Chemnitz, Germany
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the advance of high-level synthesis methodologies it has become possible to transform software tasks, typically running on a processor, to hardware tasks running on an FPGA device. Furthermore, dynamic reconfiguration techniques allow dynamic scheduling of hardware tasks on an FPGA area at runtime. The combination of these techniques allows dynamic scheduling across the hardware-software boundary. However, to interrupt and resume a task, its context has to be identified and stored. Loop bodies have to be interruptible in order to guarantee a maximum latency between interrupts. This work presents an efficient way to synchronize loop implementations between the software and the hardware world, even if control and data flows are of fundamental different nature.
引用
收藏
页数:6
相关论文
共 44 条
  • [1] An Efficient HW/SW Partitioning Algorithm for Power Optimization in Embedded Systems
    Iguider, Adil
    Elissati, Oussama
    Chami, Mouhcine
    En-Nouaary, Abdeslam
    [J]. 2018 INTERNATIONAL SYMPOSIUM ON ADVANCED ELECTRICAL AND COMMUNICATION TECHNOLOGIES (ISAECT), 2018,
  • [2] Sw/Hw Partitioning and Scheduling on Region-Based Dynamic Partial Reconfigurable System-on-Chip
    Tang, Qi
    Guo, Biao
    Wang, Zhe
    [J]. ELECTRONICS, 2020, 9 (09) : 1 - 21
  • [3] A HW/SW partitioning algorithm for embedded security systems
    Yin, Su
    Xu, Cheng
    Qin, Yunchuan
    [J]. Journal of Computational Information Systems, 2015, 11 (01): : 237 - 246
  • [4] Efficient search space exploration for HW-SW partitioning
    Banerjee, S
    Dutt, N
    [J]. INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 122 - 127
  • [5] A HW/SW Partitioning Algorithm For Multitask Reconfigurable Embedded Systems
    Bassiri, Maisam M.
    Shahhoseini, Hadi Sh.
    [J]. 2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 143 - 146
  • [6] Improved HW/SW Partitioning Algorithm on Efficient Use of Hardware Resource
    Wang, Hao
    Zhang, Hongquan
    [J]. 2010 2ND INTERNATIONAL CONFERENCE ON COMPUTER AND AUTOMATION ENGINEERING (ICCAE 2010), VOL 2, 2010, : 682 - 685
  • [7] EFFICIENT UTILIZATION OF HW AND SW SYSTEMS IN ENTERPRISE ARCHITECTURE
    Mirchandani, Chandru
    [J]. 2014 INTEGRATED COMMUNICATIONS, NAVIGATION AND SURVEILLANCE CONFERENCE (ICNS), 2014,
  • [8] Efficient power estimation techniques for HW/SW systems
    Lajolo, M
    Raghunathan, A
    Dey, S
    Lavagno, L
    Sangiovanni-Vincentelli, A
    [J]. IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 191 - 199
  • [9] SW/HW-PARTITIONING OF REAL-TIME EMBEDDED SYSTEMS
    SOININEN, JP
    SIPOLA, M
    TIENSYRJA, K
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1989, 27 (1-5): : 239 - 244
  • [10] An AVS HDTV video decoder architecture employing efficient HW/SW partitioning
    Jia, Huizhu
    Zhang, Peng
    Xie, Don
    Gao, Wen
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2006, 52 (04) : 1447 - 1453