A hierarchy of physical design watermarking schemes for intellectual property protection of IC designs

被引：0
|
作者：
Newbould, RD [1 ]
Carothers, JD [1 ]
Rodriguez, JJ [1 ]
Holman, WT [1 ]
机构：
[1] Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA
来源：
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS | 2002年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A method is presented for embedding the same watermark multiple times into a single integrated circuit design using a hierarchy of incorporation techniques. This has the advantage of adding multiple independent signatures to the circuit in order to better resist large-scale attacks. A high degree of robustness is provided by requiring attacks on multiple stages of the VLSI design flow in order to properly efface the mark.
引用
收藏
页码：862 / 865
页数：4
相关论文
共 50 条
  • [41] Towards a secure and de-centralized digital watermarking infrastructure for the protection of intellectual property
    Tomsich, P
    Katzenbeisser, S
    ELECTRONIC COMMERCE AND WEB TECHNOLOGIES, PROCEEDINGS, 2000, 1875 : 38 - 47
  • [42] A comprehensive metering scheme for intellectual property protection during both after-sale and evaluation periods of IC design
    Pan, Aobo
    Lin, Yaping
    Che, Wenjie
    You, Zhiqiang
    Liu, Yonghe
    Li, Jinguo
    IEICE ELECTRONICS EXPRESS, 2013, 10 (19):
  • [43] Intellectual property authentication by watermarking scan chain in design-for-testability flow
    Cui, Aijiao
    Chang, Chip-Hong
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2645 - 2648
  • [44] Functional Locking Modules for Design Protection of Intellectual Property Cores
    Colombier, Brice
    Bossuet, Lilian
    2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2015, : 233 - 233
  • [45] Protection of Industrial Design as Intellectual Property Right in European Union
    Markova, Maria
    NTUT JOURNAL OF INTELLECTUAL PROPERTY LAW AND MANAGEMENT, 2018, 7 (01): : 46 - 61
  • [46] Quantitative Intellectual Property Protection Using Physical-Level Characterization
    Wei, Sheng
    Nahapetian, Ani
    Potkonjak, Miodrag
    IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY, 2013, 8 (11) : 1722 - 1730
  • [47] Software control and intellectual property protection in cyber-physical systems
    Machado, Raphael C. S.
    Boccardo, Davidson R.
    Pereira de Sa, Vinicius G.
    Szwarcfiter, Jayme L.
    EURASIP JOURNAL ON INFORMATION SECURITY, 2016, 2016 (01)
  • [48] A Post-processing Scan-Chain Watermarking Scheme for VLSI Intellectual Property Protection
    Cui, Aijiao
    Chang, Chip-Hong
    2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 412 - 415
  • [49] Testing-based watermarking techniques for intellectual-property identification in SOC design
    Fan, Yu-Cheng
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (03) : 467 - 479
  • [50] A protection mechanism for intellectual property rights (IPR) in FPGA design environment
    Adi, W
    Soudan, B
    Kassab, N
    ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 92 - 95
12345