Explicit model for the gate tunneling current in double-gate MOSFETs

被引：6

作者：

Chaves, Ferney ^{[1
]}

Jimenez, David ^{[1
]}

Sune, Jordi ^{[1
]}

机构：

[1] Univ Autonoma Barcelona, Dept Elect Engn, Escola Engn, Bellaterra 08193, Spain

来源：

SOLID-STATE ELECTRONICS | 2012年 / 68卷

关键词：

Double-gate MOSFETs; Modeling quantization; Gate tunneling; Direct tunneling; LEAKAGE CURRENT; LAYER;

D O I：

10.1016/j.sse.2011.11.003

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we present an explicit compact quantum model for the gate tunneling current in double-gate metal-oxide-semiconductor field-effect transistors (DG-MOSFETs). Specifically, an explicit closed-form expression is proposed, useful for the fast evaluation of the gate leakage in the context of electrical circuit simulators. A benchmarking test against 1D self-consistent numerical solution of Schrodinger-Poisson (SP) equations has been performed to demonstrate the accuracy of the model. (C) 2011 Elsevier Ltd. All rights reserved.

引用

页码：93 / 97

页数：5

共 50 条

[41] Tunneling component of the ballistic current in ultimate double-gate devices
Autran, JL
Munteanu, D
[J]. ELECTROCHEMICAL AND SOLID STATE LETTERS, 2003, 6 (07) : G95 - G97
[42] Simulation of OTA's with Double-Gate Graded-Channel MOSFETS using the Symmetric Doped Double-Gate Model
Contreras, E.
Cerdeira, A.
Pavanello, M. A.
[J]. MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2010, 2010, 31 (01): : 75 - 81
[43] Tunneling and intersubband coupling in ultra-thin body double-gate MOSFETs
Sverdlov, V
Gehring, A
Kosina, H
Selberherr, S
[J]. PROCEEDINGS OF ESSDERC 2005: 35TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2005, : 93 - 96
[44] Effect of gate engineering in double-gate MOSFETs for analog/RF applications
Sarkar, Angsuman
Das, Aloke Kumar
De, Swapnadip
Sarkar, Chandan Kumar
[J]. MICROELECTRONICS JOURNAL, 2012, 43 (11) : 873 - 882
[45] On the electrostatics of double-gate and cylindrical nanowire MOSFETs
Gnani E.
Reggiani S.
Rudan M.
Baccarani G.
[J]. Journal of Computational Electronics, 2005, 4 (1-2) : 71 - 74
[46] Ultimately thin double-gate SOI MOSFETs
Ernst, T
Cristoloveanu, S
Ghibaudo, G
Ouisse, T
Horiguchi, S
Ono, Y
Takahashi, Y
Murase, K
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (03) : 830 - 838
[47] Numerical Simulation of Nanoscale Double-Gate MOSFETs
Stenzel, R.
Mueller, L.
Herrmann, T.
Klix, W.
[J]. ACTA POLYTECHNICA, 2006, 46 (05) : 35 - 39
[48] Corner effects in double-gate/gate-all-around MOSFETs
Hou Xiao-Yu
Zhou Fa-Long
Huang Ru
Zhang Xing
[J]. CHINESE PHYSICS, 2007, 16 (03): : 812 - 816
[49] Double-gate MOSFETs: Performance and technology options
Cristoloveanu, S
Allibert, F
Zaslavsky, A
[J]. 2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 459 - 460
[50] Monte Carlo simulations of double-gate MOSFETs
Kathawala, GA
Winstead, B
Ravaioli, U
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) : 2467 - 2473

← 1 2 3 4 5 →