Explicit model for the gate tunneling current in double-gate MOSFETs

被引：6

作者：

Chaves, Ferney ^{[1
]}

Jimenez, David ^{[1
]}

Sune, Jordi ^{[1
]}

机构：

[1] Univ Autonoma Barcelona, Dept Elect Engn, Escola Engn, Bellaterra 08193, Spain

来源：

SOLID-STATE ELECTRONICS | 2012年 / 68卷

关键词：

Double-gate MOSFETs; Modeling quantization; Gate tunneling; Direct tunneling; LEAKAGE CURRENT; LAYER;

D O I：

10.1016/j.sse.2011.11.003

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we present an explicit compact quantum model for the gate tunneling current in double-gate metal-oxide-semiconductor field-effect transistors (DG-MOSFETs). Specifically, an explicit closed-form expression is proposed, useful for the fast evaluation of the gate leakage in the context of electrical circuit simulators. A benchmarking test against 1D self-consistent numerical solution of Schrodinger-Poisson (SP) equations has been performed to demonstrate the accuracy of the model. (C) 2011 Elsevier Ltd. All rights reserved.

引用

页码：93 / 97

页数：5

共 50 条

[31] Simulation of Segmented Double-Gate MOSFETs
Reichardt, Andras
Varga, Gabor
[J]. APPLIED ELECTROMAGNETIC ENGINEERING FOR MAGNETIC, SUPERCONDUCTING AND NANO MATERIALS, 2012, 721 : 325 - +
[32] Intersubband scattering in double-gate MOSFETs
Takashina, Kei
Ono, Yukinori
Fujiwara, Akira
Takahashi, Yasuo
Hirayama, Yoshiro
[J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2006, 5 (05) : 430 - 435
[33] Compact Current Model of Single-Gate/Double-Gate Tunneling Field-Effect Transistors
Yu, Yun Seop
Najam, Faraz
[J]. JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2017, 12 (05) : 2014 - 2020
[34] A Unified Drain Current Model for Nanoscale Double-Gate and Surrounding-Gate MOSFETs Incorporating Velocity Saturation
Zhang, Lining
Zhou, Xingye
Xu, Yiwen
Chen, Lin
Zhou, Wang
Wang, Wenping
He, Jin
Chan, Mansun
[J]. JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2011, 11 (12) : 10480 - 10484
[35] Explicit Analytical Current-Voltage Model for Double-Gate Junctionless Transistors
Hwang, Byeong-Woon
Yang, Ji-Woon
Lee, Seok-Hee
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (01) : 171 - 177
[36] A Unified Drain Current Model for Nanoscale Double-Gate and Surrounding-Gate MOSFETs Incorporating Velocity Saturation
Zhang, Lining
Zhou, Xingye
Xu, Yiwen
Chen, Lin
Zhou, Wang
Li, Yingxue
He, Frank
Chan, Mansun
[J]. INEC: 2010 3RD INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1 AND 2, 2010, : 1130 - 1131
[37] An explicit surface potential, capacitance and drain current model for double-gate TFET
Kaur, Sarabjeet
Raman, Ashish
Sarin, Rakesh Kumar
[J]. SUPERLATTICES AND MICROSTRUCTURES, 2020, 140
[38] A unified core model of double-gate and surrounding-gate MOSFETs for circuit simulation
Colalongo, Luigi
Comensoli, Simone
Richelli, Anna
[J]. SOLID-STATE ELECTRONICS, 2024, 213
[39] An analytical gate tunneling current model for MOSFETs having ultrathin gate oxides
Mondal, Imon
Dutta, Aloke K.
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (07) : 1682 - 1692
[40] Temperature dependent compact modeling of gate tunneling leakage current in double gate MOSFETs
Darbandy, Ghader
Aghassi, Jasmin
Sedlmeir, Josef
Monga, Udit
Garduno, Ivan
Cerdeira, Antonio
Iniguez, Benjamin
[J]. SOLID-STATE ELECTRONICS, 2013, 81 : 124 - 129

← 1 2 3 4 5 →