A (204,188) Reed-Solomon decoder using decomposed Euclidean algorithm

被引：0

作者：

Chang, HC ^{[1
]}

Cheng, CY ^{[1
]}

Tsai, SH ^{[1
]}

Lee, CY ^{[1
]}

机构：

[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan

来源：

PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III | 2000年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A (204, 188) Reed-Solomon decoder for DVB application is presented. The RS decoder features an area-efficient Key Equation Solver using a novel decomposed Euclidean algorithm. We implement the RS decoder using 0.35 mum CMOS 1P4M standard cells, where the total gate count is about 16K similar to 17K. Test results show that the RS decoder chip can run up to 87MHz.

引用

页码：262 / 265

页数：4

共 50 条

[21] EFFICIENT SEQUENTIAL DECODER FOR REED-SOLOMON CODES
SHIN, SK
SWEENEY, P
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 79 (01) : 1 - 6
[22] A cellular structure for a versatile Reed-Solomon decoder
Shayan, YR
LeNgoc, T
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1997, 46 (01) : 80 - 85
[23] CONCEPTUAL DESIGN FOR A UNIVERSAL REED-SOLOMON DECODER
MILLER, RL
DEUTSCH, LJ
[J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 1981, 29 (11) : 1721 - 1722
[24] The Euclidean Algorithm for Generalized Minimum Distance Decoding of Reed-Solomon Codes
Kampf, Sabine
Bossert, Martin
[J]. 2010 IEEE INFORMATION THEORY WORKSHOP (ITW), 2010,
[25] On computing the syndrome polynomial in Reed-Solomon decoder
Costa, E
Fedorenko, SV
Trifonov, PV
[J]. EUROPEAN TRANSACTIONS ON TELECOMMUNICATIONS, 2004, 15 (04): : 337 - 342
[26] VLSI architecture design of modified Euclidean algorithm for reed-solomon code
Chang, YW
Jeng, JH
Truong, TK
[J]. 2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 304 - 306
[27] A VERSATILE TIME DOMAIN REED-SOLOMON DECODER
SHAYAN, YR
THO, LN
BHARGAVA, VK
[J]. DALLAS GLOBECOM 89, VOLS 1-3: COMMUNICATIONS TECHNOLOGY FOR THE 1990S AND BEYOND, 1989, : 1088 - 1092
[28] VLSI design of Reed-Solomon decoder architectures
Lee, H
Yu, ML
Song, LL
[J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 705 - 708
[29] A VLSI DESIGN OF A PIPELINE REED-SOLOMON DECODER
SHAO, HM
TRUONG, TK
DEUTSCH, LJ
YUEN, JH
REED, IS
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1985, 34 (05) : 393 - 403
[30] Soft IP compiler for a Reed-Solomon decoder
Park, JK
Kim, JT
[J]. ETRI JOURNAL, 2003, 25 (05) : 305 - 314

← 1 2 3 4 5 →