A cellular structure for a versatile Reed-Solomon decoder

被引:13
|
作者
Shayan, YR [1 ]
LeNgoc, T [1 ]
机构
[1] CONCORDIA UNIV,DEPT ELECT & COMP ENGN,MONTREAL,PQ H3G 1M8,CANADA
关键词
cellular structure; comparison of RS decoding structures; time domain RS decoder; versatile RS decoder; VLSI;
D O I
10.1109/12.559805
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A new cellular structure for a versatile Reed-Solomon (RS) decoder is introduced based on time domain decoding algorithm. The time domain decoding algorithm is restructured to be suitable for introducing the cellular structure. The main advantages of this structure are its versatility and very simple cellular structure. By versatile decoder we mean a decoder that can be programmed to decode any (n, k) RS code defined in Galois field 2(m) with a fixed block length n and a fixed symbol size m. This decoder can correct both errors and erasures for any message length k. The introduced decoder is cellular and has a very simple structure and hence it is suitable for VLSI designs.
引用
收藏
页码:80 / 85
页数:6
相关论文
共 50 条
  • [1] Cellular structure for a versatile Reed-Solomon decoder
    Harris Farinon Canada, Dollard-De-Ormeaux, Canada
    IEEE Trans Comput, (80-85):
  • [2] A VERSATILE TIME DOMAIN REED-SOLOMON DECODER
    SHAYAN, YR
    THO, LN
    BHARGAVA, VK
    DALLAS GLOBECOM 89, VOLS 1-3: COMMUNICATIONS TECHNOLOGY FOR THE 1990S AND BEYOND, 1989, : 1088 - 1092
  • [3] A VERSATILE TIME-DOMAIN REED-SOLOMON DECODER
    SHAYAN, YR
    LENGOC, T
    BHARGAVA, VK
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1990, 8 (08) : 1535 - 1542
  • [4] Area-efficient versatile Reed-Solomon decoder for ADSL
    Huang, Jin-Chuan
    Wu, Chien-Ming
    Shieh, Ming-Der
    Wu, Chien-Hsing
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
  • [5] An area-efficient versatile Reed-Solomon decoder for ADSL
    Huang, JC
    Wu, CM
    Shieh, MD
    Wu, CH
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 517 - 520
  • [6] A UNIVERSAL REED-SOLOMON DECODER
    BLAHUT, RE
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1984, 28 (02) : 150 - 158
  • [7] A VLSI architecture for cellular automata based Reed-Solomon decoder
    Nandi, S
    Rambabu, C
    Chaudhari, PP
    FOURTH INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS (I-SPAN'99), PROCEEDINGS, 1999, : 158 - 165
  • [8] High Speed Versatile Reed-Solomon Decoder for Correcting Errors and Erasures
    王华
    范光荣
    王平勤
    匡镜明
    Journal of Beijing Institute of Technology, 2008, (01) : 81 - 86
  • [9] Architecture for a Smart Reed-Solomon Decoder
    Boutillon, E
    Dehamel, A
    42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 236 - 239
  • [10] A PROGRAMMABLE DECODER FOR REED-SOLOMON CODES
    KATSAROS, A
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1988, 64 (04) : 641 - 647