A cellular structure for a versatile Reed-Solomon decoder

被引：13
|
作者：
Shayan, YR [1 ]
LeNgoc, T [1 ]
机构：
[1] CONCORDIA UNIV,DEPT ELECT & COMP ENGN,MONTREAL,PQ H3G 1M8,CANADA
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1997年 / 46卷 / 01期
关键词：
cellular structure; comparison of RS decoding structures; time domain RS decoder; versatile RS decoder; VLSI;
D O I：
10.1109/12.559805
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A new cellular structure for a versatile Reed-Solomon (RS) decoder is introduced based on time domain decoding algorithm. The time domain decoding algorithm is restructured to be suitable for introducing the cellular structure. The main advantages of this structure are its versatility and very simple cellular structure. By versatile decoder we mean a decoder that can be programmed to decode any (n, k) RS code defined in Galois field 2(m) with a fixed block length n and a fixed symbol size m. This decoder can correct both errors and erasures for any message length k. The introduced decoder is cellular and has a very simple structure and hence it is suitable for VLSI designs.
引用
收藏
页码：80 / 85
页数：6
相关论文
共 50 条
  • [41] ON THE DECODER ERROR PROBABILITY FOR REED-SOLOMON CODES.
    McEliece, Robert J.
    Swanson, Laif
    1600, (IT-32):
  • [42] HIGH-SPEED DECODER OF REED-SOLOMON CODES
    WEI, SW
    WEI, CH
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1993, 41 (11) : 1588 - 1593
  • [43] A Low Complexity VLSI Architecture for Reed-Solomon Decoder
    Khalesi, Hasan
    Nabavi, A.
    Bornoosh, B.
    ICSPC: 2007 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS, VOLS 1-3, PROCEEDINGS, 2007, : 1551 - 1554
  • [44] New Scalable Decoder Architectures for Reed-Solomon Codes
    Wu, Yingquan
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2015, 63 (08) : 2741 - 2761
  • [45] A VLSI design for universal Reed-Solomon erasure decoder
    Xu, YS
    Zhang, TT
    2002 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I AND II, 2002, : 398 - 401
  • [46] A Low-Complexity Reed-Solomon Decoder for PON
    Xie, Jun
    Tu, Xiaodong
    2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2, 2008, : 673 - 675
  • [47] An Efficient Soft Decision Reed-Solomon Decoder for Moderate Throughput
    Scholl, Stefan
    Haider, Syed Kamran
    Wehn, Norbert
    PROCEEDINGS OF THE 18TH MEDITERRANEAN ELECTROTECHNICAL CONFERENCE MELECON 2016, 2016,
  • [48] Design of an area efficient Reed-Solomon decoder ASIC chip
    Chang, Hyunman
    Sunwoo, Myung H.
    IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation, 1999, : 578 - 585
  • [49] A New High-Speed Architecture for Reed-Solomon Decoder
    Zhou, Xun
    He, Xu
    Zhou, Liang
    NSWCTC 2009: INTERNATIONAL CONFERENCE ON NETWORKS SECURITY, WIRELESS COMMUNICATIONS AND TRUSTED COMPUTING, VOL 1, PROCEEDINGS, 2009, : 321 - 325
  • [50] High-Performance Reed-Solomon Decoder for Chiplet Interconnection
    Li, Songting
    Wang, Yong
    Wang, Hao
    Feng, Changlei
    2024 9TH INTERNATIONAL CONFERENCE ON ELECTRONIC TECHNOLOGY AND INFORMATION SCIENCE, ICETIS 2024, 2024, : 172 - 176
12345