Reconfigurable circuits design based on DG-CNTFET transistors

被引:0
|
作者
Ghabri, Houda [1 ]
ben Issa, Dalenda [1 ]
Samet, Hekmet [1 ]
机构
[1] Univ Sfax, Natl Sch Engn Sfax, LETI Lab, BP 3038, Sfax, Tunisia
关键词
Ambipolar devices; double gate CNTFET; DG-CNTFET modeling; reconfigurable logic design;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Controllable-polarity transistors have an interesting property, they can switch from p-to n- type behavior and vice-versa dynamically. This opens up the opportunity for building novel and complex functions in fine-grain reconfigurable logic inaccessible to MOSFETs. Double-gate carbon nanotube field effect transistors (DG-CNTFETs) is one of the major promising candidate for reconfigurable circuit reaching a good performance levels. In this paper we will demonstrate the benefit of designing a reconfigurable circuit based on a compact physical model of these transistor. First, an overview of different types of carbon nanotube field-effect transistor (CNTFET) is given. DG-CNTFET model is described and characterization of transistor is done. Finally a dynamically reconfigurable 8-function logic gate (CNT-DR8F) based on a (DG-CNTFET) is described, simulated and analyzed.
引用
收藏
页码:677 / 680
页数:4
相关论文
共 50 条
  • [41] Analysis of Noise in Current Mirror Circuits Based on CNTFET and MOSFET
    Marani, R.
    Perri, A. G.
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2022, 11 (03)
  • [42] Reconfigurable CNTFET based Fully Differential First order Multifunctional filter
    Masud, M. I.
    Bin A'ain, Abu Khari
    Khan, Iqbal A.
    PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON MULTIMEDIA, SIGNAL PROCESSING AND COMMUNICATION TECHNOLOGIES (IMPACT), 2017, : 55 - 59
  • [43] A Circuit Design Method for Dynamic Reconfigurable Circuits
    Sawano, Hajime
    Kambe, Takashi
    ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2014, 97 (02) : 44 - 51
  • [44] CNTFET-based logic circuit design
    O'Connor, I.
    Liu, J.
    Gaffiot, F.
    IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, : 46 - 51
  • [45] Review - Performance Evaluation of CNTFET-Based Analog Circuits: A Review
    Marani R.
    Perri A.G.
    ECS Journal of Solid State Science and Technology, 2020, 9 (06)
  • [46] An efficient reliability estimation method for CNTFET-based logic circuits
    Jahanirad, Hadi
    Hosseini, Mostafa
    ETRI JOURNAL, 2021, 43 (04) : 728 - 745
  • [47] Reconfigurable BDD based quantum circuits
    Eachempati, Soumya
    Saripalli, Vinay
    Vijaykrishnan, N.
    Datta, Suman
    2008 IEEE INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, 2008, : 62 - +
  • [48] Design techniques for analog circuits in sea of transistors
    Schneider, MC
    Baechler, T
    GalupMontoro, C
    Filho, SN
    Acosta, SM
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 1317 - 1320
  • [49] Design and Analysis of Low-Power Adiabatic Logic Circuits by Using CNTFET Technology
    Ajay Kumar Dadoria
    Kavita Khare
    Circuits, Systems, and Signal Processing, 2019, 38 : 4338 - 4356
  • [50] Design and Analysis of Low-Power Adiabatic Logic Circuits by Using CNTFET Technology
    Dadoria, Ajay Kumar
    Khare, Kavita
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (09) : 4338 - 4356