Enhanced SPIHT Algorithm with Pipelined Datapath Architecture Design

被引:1
|
作者
Cekli, Serap [1 ]
Akman, Ali [1 ]
机构
[1] Maltepe Univ, Dept Comp Engn, Istanbul, Turkey
来源
ELECTRICA | 2019年 / 19卷 / 01期
关键词
SPIHT; enhanced SPIHT; image compression; pipelined datapath; IMAGE COMPRESSION;
D O I
10.26650/electrica.2018.15101
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Set partitioning in hierarchical trees (SPIHT) is an efficient algorithm which is used for the image compression widely. SPIHT operates sequentially so, its parallel implementation is difficult. In this study, the SPIHT algorithm is improved for providing that it is suitable for the parallel processing applications, and the corresponding pipelined datapath is designed for the proposed enhanced SPIHT algorithm. The datapath is designed to have three stages as preprocessing, list generation and output stream. In the preprocessing stage, the flags which are supports the list generation stage are constituted. List of insignificant sets (LIS), list of insignificant pixels (LIP) and list of significant pixels (LSP) are formed in list generation stage. These lists contain the bit values which generate the output bit stream. The performance of the improved datapath design has been tested by compressing different images, and the obtained results are given.
引用
收藏
页码:29 / 36
页数:8
相关论文
共 50 条
  • [21] A synthesis algorithm for modular design of pipelined circuits
    Marinescu, MC
    Rinard, M
    VLSI: SYSTEMS ON A CHIP, 2000, 34 : 620 - 635
  • [22] Placement for the reconfigurable datapath architecture
    Lai, YT
    Lai, HY
    Yeh, CN
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1875 - 1878
  • [23] Design and simulation of a pipelined decompression architecture for embedded systems
    Lekatsas, H
    Henkel, J
    Wolf, W
    ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2001, : 63 - 68
  • [24] Design of a dynamic pipelined architecture for fuzzy color correction
    Jou, JM
    Kuang, SR
    Shiau, YH
    Chen, RD
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (06) : 924 - 929
  • [25] SHA-less architecture with enhanced accuracy for pipelined ADC
    赵磊
    杨银堂
    朱樟明
    刘帘羲
    半导体学报, 2012, 33 (02) : 117 - 121
  • [26] Implementation of Pipelined Hardware Architecture for AES Algorithm using FPGA
    Kumar, J. Senthil
    Mahalakshmi, C.
    2014 INTERNATIONAL CONFERENCE ON COMMUNICATION AND NETWORK TECHNOLOGIES (ICCNT), 2014, : 260 - 264
  • [27] A HIGH-LEVEL DATAPATH SYNTHESIS METHOD FOR PIPELINED STRUCTURES
    ARATO, P
    BERES, I
    RUCINSKI, A
    DAVIS, R
    TORBERT, R
    MICROELECTRONICS JOURNAL, 1994, 25 (03) : 237 - 247
  • [28] Configurable Pipelined Datapath for Data Acquisition in Interventional Computed Tomography
    Passaretti, Daniele
    Pionteck, Thilo
    2021 IEEE 29TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2021), 2021, : 257 - 257
  • [29] AN ARCHITECTURE AND AN ALGORITHM FOR FULLY DIGITAL CORRECTION OF MONOLITHIC PIPELINED ADCS
    SOENEN, EG
    GEIGER, RL
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (03): : 143 - 153
  • [30] SHA-less architecture with enhanced accuracy for pipelined ADC
    Zhao, Lei
    Yang, Yintang
    Zhu, Zhangming
    Liu, Lianxi
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (02)