Enhanced SPIHT Algorithm with Pipelined Datapath Architecture Design

被引：1

作者：

Cekli, Serap ^{[1
]}

Akman, Ali ^{[1
]}

机构：

[1] Maltepe Univ, Dept Comp Engn, Istanbul, Turkey

来源：

ELECTRICA | 2019年 / 19卷 / 01期

关键词：

SPIHT; enhanced SPIHT; image compression; pipelined datapath; IMAGE COMPRESSION;

D O I：

10.26650/electrica.2018.15101

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Set partitioning in hierarchical trees (SPIHT) is an efficient algorithm which is used for the image compression widely. SPIHT operates sequentially so, its parallel implementation is difficult. In this study, the SPIHT algorithm is improved for providing that it is suitable for the parallel processing applications, and the corresponding pipelined datapath is designed for the proposed enhanced SPIHT algorithm. The datapath is designed to have three stages as preprocessing, list generation and output stream. In the preprocessing stage, the flags which are supports the list generation stage are constituted. List of insignificant sets (LIS), list of insignificant pixels (LIP) and list of significant pixels (LSP) are formed in list generation stage. These lists contain the bit values which generate the output bit stream. The performance of the improved datapath design has been tested by compressing different images, and the obtained results are given.

引用

页码：29 / 36

页数：8

共 50 条

[41] Pipelined FPGA Design of the Goertzel Algorithm for Exon Prediction
Bui, Hung Tien
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 572 - 575
[42] Bit-level pipelined VLSI architecture for running order algorithm
Taiwan Univ, Taipei, Taiwan
IEEE Trans Signal Process, 8 (2140-2144):
[43] A New Pipelined VLSI Architecture for JPEG-LS Compression Algorithm
Lei, Jie
Li, Yunsong
Kong, Fanqiang
Wu, Chengke
SATELLITE DATA COMPRESSION, COMMUNICATION, AND PROCESSING IV, 2008, 7084
[44] Implementation of the AES Algorithm for a Reconfigurable, Bit Serial, Fully Pipelined Architecture
Weber, Raphael
Rettberg, Achim
RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2009, 5453 : 330 - +
[45] A new pipelined architecture of the LMS algorithm without degradation of convergence characteristics
Matsubara, K
Nishikawa, K
Kiya, H
1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 4125 - 4128
[46] Very Fast Pipelined RSA Architecture Based on Montgomery's Algorithm
Heri, Iput K.
Bagja, Asep N.
Purba, Randy S.
Adiono, Trio
2009 INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATICS, VOLS 1 AND 2, 2009, : 479 - 483
[47] Enhanced pipelined architecture of H.264/AVC intra prediction
Guo, Jiefeng
Yang, Zhixin
Zheng, Jianwei
Guo, Donghui
SIGNAL PROCESSING-IMAGE COMMUNICATION, 2016, 41 : 72 - 84
[48] A HIGHLY CONCURRENT ALGORITHM AND PIPELINED ARCHITECTURE FOR SOLVING TOEPLITZ-SYSTEMS
KUNG, SY
HU, YH
IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1983, 31 (01): : 66 - 76
[49] A bit-level pipelined VLSI architecture for the running order algorithm
Chen, CT
Chen, LG
Hsiao, JH
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1997, 45 (08) : 2140 - 2144
[50] Scheduling for an Embedded Architecture with a Flexible Datapath
Schilling, Thomas
Sjaelander, Magnus
Larsson-Edefors, Per
2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 151 - 156

← 1 2 3 4 5 →