SHA-less architecture with enhanced accuracy for pipelined ADC

被引：0

作者：

赵磊 ^{[1
]}

杨银堂 ^{[1
]}

朱樟明 ^{[1
]}

刘帘羲 ^{[1
]}

机构：

[1] School of Microelectronics,Xidian University

来源：

Journal of Semiconductors | 2012年 / 02期

基金：

中国国家自然科学基金;

关键词：

pipelined analog-to-digital converter; sample-and-hold amplifier; SHA-less; aperture error;

D O I：

暂无

中图分类号：

TN792 [];

学科分类号：

080902 ;

摘要：

A new design technique for merging the front-end sample-and-hold amplifier（SHA） into the first multiplying digital-to-analog converter（MDAC） is presented.For reducing the aperture error in the first stage of the pipelined ADC,a symmetrical structure is used in a flash ADC and MDAC.Furthermore,a variable resistor tuning network is placed at the flash input to compensate for different cutoff frequencies of the input impedances of the flash and MDAC.The circuit also has a clear clock phase in the MDAC and separate sampling capacitors in the flash ADC to eliminate the nonlinear charge kickback to the input signal.The proposed circuit,designed using ASMC 0.35-μm BiCMOS technology,occupies an area of 1.4 x 9 mm;and is used as the front-end stage in a 14-bit 125-MS/s pipelined ADC.After the trim circuit is enabled,the measured signal-to-noise ratio is improved from 71.5 to 73.6 dB and the spurious free dynamic range is improved from 80.5 to 83.1 dB with a 30.8 MHz input. The maximum input frequency is up to 150 MHz without steep performance degradations.

引用

页码：117 / 121

页数：5

共 9 条

[1] A 14-b 100-MS/s pipelined ADC with a merged SHA and first MDAC. Lee B G,Min B M,Manganaro G,et al. IEEE Journal of Solid State Circuits . 2008
[2] An improved high gain and wide bandwidth operational amplifier for the SHA circuit in a pipelined ADC. Wang Y,Yang H G,Ye Z H,et al. ICSICT 2010 . 2010
[3] A16-bit 65-MS/s 3.3-Vpipe-line ADC core in Si Ge BiCMOS with 78-dB SNR and180-fs jitter. ZANCHI A,TSAY F. IEEE Journal of Solid State Circuits . 2005
[4] A 1.2-V 250-mW 14-b 100-MS/s digitally calibrated pipeline ADC in 90-nm CMOS. H Vel,BAJ Buter,H Ploeg,M Vertregt,GJGM Geelen,EJF Paulus. IEEE Journal of Solid State Circuits . 2009
[5] A novel low power 1 GS/s S&H architecture with improved analog bandwidth. Shirazi N,Mirhaj A,Ashtiani A,et al. IEEE Transactions on Circuits and Systems . 2008
[6] A gradient-based digital algorithm for sampling clock skew calibration of SHA-less pipeline ADCs. Huang P L,Chiu Y. International Symposium on Circuits and Systems . 2007
[7] A 0.9-V 10-bit 100 MS/s switched-RC pipelined ADC without using a front-end S/H in 90 nm CMOS. Hashemi S,Shoaei O. International Symposium on Circuits and Systems . 2008
[8] SHA-less pipelined ADC with in situ background clock-skew calibration. Huang P L,Hsien S,Lu V,et al. IEEE Journal of Solid State Circuits . 2011
[9] Design techniques for a pipelined ADC without using a front-end sample-and-hold amplifier. Chang D Y. IEEE Transactions on Circuits and Systems . 2004

← 1 →