Enhanced SPIHT Algorithm with Pipelined Datapath Architecture Design

被引:1
|
作者
Cekli, Serap [1 ]
Akman, Ali [1 ]
机构
[1] Maltepe Univ, Dept Comp Engn, Istanbul, Turkey
来源
ELECTRICA | 2019年 / 19卷 / 01期
关键词
SPIHT; enhanced SPIHT; image compression; pipelined datapath; IMAGE COMPRESSION;
D O I
10.26650/electrica.2018.15101
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Set partitioning in hierarchical trees (SPIHT) is an efficient algorithm which is used for the image compression widely. SPIHT operates sequentially so, its parallel implementation is difficult. In this study, the SPIHT algorithm is improved for providing that it is suitable for the parallel processing applications, and the corresponding pipelined datapath is designed for the proposed enhanced SPIHT algorithm. The datapath is designed to have three stages as preprocessing, list generation and output stream. In the preprocessing stage, the flags which are supports the list generation stage are constituted. List of insignificant sets (LIS), list of insignificant pixels (LIP) and list of significant pixels (LSP) are formed in list generation stage. These lists contain the bit values which generate the output bit stream. The performance of the improved datapath design has been tested by compressing different images, and the obtained results are given.
引用
收藏
页码:29 / 36
页数:8
相关论文
共 50 条
  • [1] FPGA Implementation of Pipelined Architecture For SPIHT Algorithm
    Vanaja, R.
    Praba, N. Lakshmi
    2013 IEEE INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN COMPUTING, COMMUNICATION AND NANOTECHNOLOGY (ICE-CCN'13), 2013, : 456 - 461
  • [2] ARCHITECTURE OF A PIPELINED DATAPATH COARSE-GRAIN RECONFIGURABLE COPROCESSOR ARRAY
    Hanoun, Abdulrahman
    Manteuffel, Henning
    Mayer-Lindenberg, F.
    Galjan, Wjatscheslaw
    ICSPC: 2007 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS, VOLS 1-3, PROCEEDINGS, 2007, : 832 - 835
  • [3] Design of pipelined architecture for hierarchical block-matching algorithm
    Kim, Hyung Chul, 1600, Inst of Electronics, Inf & Commun Engineers of Japan, Tokyo, Japan (E78-D):
  • [4] A DESIGN OF PIPELINED ARCHITECTURE FOR HIERARCHICAL BLOCK-MATCHING ALGORITHM
    KIM, HC
    MAENG, SR
    CHO, JW
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1995, E78D (05) : 586 - 595
  • [5] RaPiD - reconfigurable pipelined datapath
    Ebeling, C.
    Cronquist, D.C.
    Franklin, P.
    Lecture Notes in Computer Science, 1142
  • [6] Algorithm and VLSI Architecture Design of Low-Power SPIHT Decoder for mHealth Applications
    Hsieh, Jui-Hung
    Shih, Meng-Ju
    Huang, Xin-Hao
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2018, 12 (06) : 1450 - 1457
  • [7] A new pipelined architecture for the DLMS algorithm
    Santha, KR
    Vaidehi, V
    INDICON 2005 PROCEEDINGS, 2005, : 250 - 254
  • [8] An Efficient SPIHT Algorithm and System Architecture for Image Compression
    Cekli, Serap
    Akman, Ali
    2017 25TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2017,
  • [9] Architecture design of reconfigurable pipelined datapaths
    Cronquist, DC
    Fisher, C
    Figueroa, M
    Franklin, P
    Ebeling, C
    20TH ANNIVERSARY CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1999, : 23 - 40
  • [10] A parallelized and pipelined datapath to implement ISODATA algorithm for rosette scan images on a reconfigurable hardware
    Rahimi, Ehsan
    Shokouhi, Shahriar B.
    Sadr, Ali
    GRC: 2007 IEEE INTERNATIONAL CONFERENCE ON GRANULAR COMPUTING, PROCEEDINGS, 2007, : 433 - 436