Design of pipelined architecture for hierarchical block-matching algorithm

被引：0
|
作者：
机构：
[1] Kim, Hyung Chul
[2] Maeng, Seung Ryoul
[3] Cho, Jung Wan
来源：
Kim, Hyung Chul | 1600年 / Inst of Electronics, Inf & Commun Engineers of Japan, Tokyo, Japan卷 / E78-D期
关键词：
Hierarchical block matching algorithm - Motion compensated interpolation - Motion estimation algorithm;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] A DESIGN OF PIPELINED ARCHITECTURE FOR HIERARCHICAL BLOCK-MATCHING ALGORITHM
    KIM, HC
    MAENG, SR
    CHO, JW
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1995, E78D (05) : 586 - 595
  • [2] VLSI Architecture for Block-Matching Motion Estimation Algorithm
    Hsieh, Chaur-Heh
    Lin, Ting-Pang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1992, 2 (02) : 169 - 175
  • [3] A new motion estimation architecture for block-matching algorithm
    Yang, Lynn
    Ahmadi, Majid
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, SENSING AND CONTROL, VOLS 1 AND 2, 2008, : 988 - 992
  • [4] Architecture for motion estimation using the one-dimensional hierarchical search block-matching algorithm
    Swamy, PN
    Chakrabarti, I
    Ghosh, D
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2002, 149 (05): : 229 - 239
  • [5] An algorithm and a flexible architecture for fast block-matching motion estimation
    Choi, J
    Togawa, N
    Yanagisawa, M
    Ohtsuki, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (12): : 2603 - 2611
  • [6] Hardware architecture design of block-matching and 3D-filtering denoising algorithm
    Zhang H.
    Liu W.
    Wang R.
    Liu T.
    Rong M.
    Journal of Shanghai Jiaotong University (Science), 2016, 21 (2) : 173 - 183
  • [7] An algorithm and a flexible architecture for fast block-matching motion estimation
    Choi, Jinku
    Togawa, Nozomu
    Yanagisawa, Masao
    Ohtsuki, Tatsuo
    IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2002, E85-A (12) : 2603 - 2611
  • [8] VLSI architecture for motion estimation using the block-matching algorithm
    Sanz, C
    Garrido, MJ
    Meneses, JM
    EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 310 - 314
  • [9] Hardware Architecture Design of Block-Matching and 3D-Filtering Denoising Algorithm
    张昊
    刘文江
    王若琳
    刘涛
    戎蒙恬
    Journal of Shanghai Jiaotong University(Science), 2016, 21 (02) : 173 - 183
  • [10] FPGA-based architecture for block-matching motion estimation algorithm
    Reddy, V. S. K.
    Sengupta, Somnath
    WMSCI 2007 : 11TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL V, POST CONFERENCE ISSUE, PROCEEDINGS, 2007, : 205 - 208
12345