Low Power Approximate Multiplier Using Error Tolerant Adder

被引：0

作者：

Cho, Jaeik ^{[1
]}

Kim, Youngmin ^{[1
]}

机构：

[1] Hongik Univ, Sch Elect & Elect Engn, Seoul, South Korea

来源：

2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020) | 2020年

关键词：

Enhanced Carry Predicting Error Tolerant Adder; Approximate multiplication; Carry Predicting Adder; Approximate Adder;

D O I：

10.1109/ISOCC50952.2020.9332952

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In many applications such as multimedia processing, the power may need to be lowered. Error tolerant adder is used to study carry prediction and approximate multiplication in this paper. The delay of addition between partial products and the results of speculative counters is reduced by the optimized Three-Dimensional Matrix (TDM) suggested in [1] when the speculative counters make no error. The results of the optimized TDM trees are added by the speculative adder for error tolerant computations. The power dissipation is lowered by tolerating the generated errors in the computations deliberately. By the speculative adder, the parts of LSB are approximated in total calculation. Instead of making LSB inaccurate, the total power dissipation is lowered.

引用

页码：298 / 299

页数：2

共 50 条

[31] Design of Low Power Digital Multiplier Using Dual Threshold Voltage Adder Module
Raja, L.
Prabhu, B. M.
Thanushkodi, K.
[J]. INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 1179 - 1186
[32] Design and Analysis of FIR Filters Using Low Power Multiplier and Full Adder Cells
Kiruthika, S.
Starbino, A. Vimala
[J]. 2017 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL, INSTRUMENTATION AND COMMUNICATION ENGINEERING (ICEICE), 2017,
[33] HEAP: A Heterogeneous Approximate Floating-Point Multiplier for Error Tolerant Applications
Guesmi, Amira
Alouani, Ihsen
Baklouti, Mouna
Frikha, Tarek
Abid, Mohamed
Rivenq, Atika
[J]. PROCEEDINGS OF THE 30TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING (RSP'19): SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2019, : 36 - 42
[34] Design of low power, high speed multiplier using optimized PDP full adder
Kathirvelu, M.
Manigandan, D.T.
[J]. Journal of Computational Information Systems, 2012, 8 (15): : 6347 - 6356
[35] RISC-V Core with Approximate Multiplier for Error-Tolerant Applications
Verma, Anu
Sharma, Priyamvada
Das, Bishnu Prasad
[J]. 2022 25TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2022, : 239 - 246
[36] High performance adder cell for low power pipelined multiplier
Wu, A
[J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 57 - 60
[37] Low Power Latch-adder Based Multiplier Design
Lin, Jin-Fa
[J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2017, 17 (06) : 806 - 814
[38] Design of Low Power Inexact 4: 2 Compressor using Approximate Adder
Sonwane, Pawan
Malathi, P.
Sharma, Manish
[J]. 2015 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION AND CONTROL (IC4), 2015,
[39] A Low-Power Configurable Adder for Approximate Applications
Yang, Tongxin
Ukezono, Tomoaki
Sato, Toshinori
[J]. 2018 19TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2018, : 347 - 352
[40] Power Efficient Approximate Multiplier Architectures for Error Resilient Applications
Kumar, U. Anil
Bikki, Pavankumar
Veeramachaneni, Sreehari
Ahmed, Syed Ershad
[J]. 2022 IEEE 19TH INDIA COUNCIL INTERNATIONAL CONFERENCE, INDICON, 2022,

← 1 2 3 4 5 →