Low Power Approximate Multiplier Using Error Tolerant Adder

被引：0
|
作者：
Cho, Jaeik [1 ]
Kim, Youngmin [1 ]
机构：
[1] Hongik Univ, Sch Elect & Elect Engn, Seoul, South Korea
来源：
2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020) | 2020年
关键词：
Enhanced Carry Predicting Error Tolerant Adder; Approximate multiplication; Carry Predicting Adder; Approximate Adder;
D O I：
10.1109/ISOCC50952.2020.9332952
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In many applications such as multimedia processing, the power may need to be lowered. Error tolerant adder is used to study carry prediction and approximate multiplication in this paper. The delay of addition between partial products and the results of speculative counters is reduced by the optimized Three-Dimensional Matrix (TDM) suggested in [1] when the speculative counters make no error. The results of the optimized TDM trees are added by the speculative adder for error tolerant computations. The power dissipation is lowered by tolerating the generated errors in the computations deliberately. By the speculative adder, the parts of LSB are approximated in total calculation. Instead of making LSB inaccurate, the total power dissipation is lowered.
引用
收藏
页码：298 / 299
页数：2
相关论文
共 50 条
  • [21] Design of Low Power Multiplier with Energy Efficient Full Adder Using DPTAAL
    Kumar, A. Kishore
    Somasundareswari, D.
    Duraisamy, V.
    Pradeepa, T. Shunbaga
    [J]. VLSI DESIGN, 2013,
  • [22] Multiple Error Self Checking-Repairing Fault Tolerant Adder-Multiplier
    Palsodkar, Prachi
    Palsodkar, Prasanna
    Giri, Rupali
    [J]. 2018 IEEE REGION 10 HUMANITARIAN TECHNOLOGY CONFERENCE (R10-HTC), 2018,
  • [23] Approximate Adder With Output Correction for Error Tolerant Applications and Gaussian Distributed Inputs
    Esposito, Darjn
    Castellano, Gerardo
    De Caro, Davide
    Napoli, Ettore
    Petra, Nicola
    Strollo, Antonio G. M.
    [J]. 2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1970 - 1973
  • [24] Low Power Signal Processing via Approximate Multiplier for Error-Resilient Applications
    Garg, Bharat
    Sharma, G. K.
    [J]. 2016 11TH INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS (ICIIS), 2016, : 546 - 551
  • [25] A Low-Power Approximate Multiplier with Sign-Focus Compressor and Error Compensation
    Du, Laimin
    Ni, Leibin
    Liu, Xiong
    Mao, Wei
    Yu, Hao
    [J]. 2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 226 - 230
  • [26] Approximate Adder with Reduced Error
    Balasubramanian, P.
    Maskell, D. L.
    Prasad, K.
    [J]. 2019 IEEE 31ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL 2019), 2019, : 293 - 296
  • [27] An Enhanced Low-Power High-Speed Adder For Error-Tolerant Application
    Zhu, Ning
    Goh, Wang Ling
    Yeo, Kiat Seng
    [J]. PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 400 - 403
  • [28] Low-Power Enhanced Error-Tolerant Adder for Medical Image Processing Subsystems
    Ravichandran, C. G.
    Venkateshbabu, S.
    [J]. JOURNAL OF MEDICAL IMAGING AND HEALTH INFORMATICS, 2016, 6 (06) : 1430 - 1434
  • [29] Design and Analysis of Low Power Approximate Multiplier Using Novel Compressor
    Thakur G.
    Sohal H.
    Jain S.
    [J]. SN Computer Science, 5 (5)
  • [30] Carry based approximate full adder for low power approximate computing
    Ramasamy, Manickam
    Narmadha, G.
    Deivasigamani, S.
    [J]. 2019 7TH INTERNATIONAL CONFERENCE ON SMART COMPUTING & COMMUNICATIONS (ICSCC), 2019, : 188 - 191
12345