Compiler Mitigations for Time Attacks on Modern x86 Processors

被引：33
|
作者：
Van Cleemput, Jeroen [1 ]
Coppens, Bart [1 ]
De Sutter, Bjorn [1 ]
机构：
[1] Univ Ghent, Dept Elect & Informat Syst, B-9000 Ghent, Belgium
来源：
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION | 2012年 / 8卷 / 04期
关键词：
Measurement; Security; Time-based side channels; x86; architecture; variable latency instructions;
D O I：
10.1145/2086696.2086702
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper studies and evaluates the extent to which automated compiler techniques can defend against timing-based side channel attacks on modern x86 processors. We study how modern x86 processors can leak timing information through side channels that relate to data flow. We study the efficiency, effectiveness, portability, predictability and sensitivity of several mitigating code transformations that eliminate or minimize key-dependent execution time variations. Furthermore, we discuss the extent to which compiler backends are a suitable tool to provide automated support for the proposed mitigations.
引用
收藏
页数：20
相关论文
共 50 条
  • [41] Model checking x86 executables with CodeSurfer/x86 and WPDS++
    Balakrishnan, G
    Reps, T
    Kidd, N
    Lal, A
    Lim, J
    Melski, D
    Gruian, R
    Yong, S
    Chen, CH
    Teitelbaum, T
    COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2005, 3576 : 158 - 163
  • [42] SSE Implementation of Multivariate PKCs on Modern x86 CPUs
    Chen, Anna Inn-Tung
    Chen, Ming-Shing
    Chen, Tien-Ren
    Cheng, Chen-Mou
    Ding, Jintai
    Kuo, Eric Li-Hsiang
    Lee, Frost Yu-Shuang
    Yang, Bo-Yin
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2009, PROCEEDINGS, 2009, 5747 : 33 - +
  • [43] Hertzbleed: Turning Power Side-Channel Attacks Into Remote Timing Attacks on x86
    Wang, Yingchen
    Paccagnella, Riccardo
    He, Elizabeth Tang
    Shacham, Hovav
    Fletcher, Christopher W.
    Kohlbrenner, David
    IEEE MICRO, 2023, 43 (04) : 19 - 27
  • [44] Hertzbleed: Turning Power Side-Channel Attacks Into Remote Timing Attacks on x86
    Wang, Yingchen
    Paccagnella, Riccardo
    He, Elizabeth Tang
    Shacham, Hovav
    Fletcher, Christopher W.
    Kohlbrenner, David
    PROCEEDINGS OF THE 31ST USENIX SECURITY SYMPOSIUM, 2022, : 679 - 697
  • [45] Design and Implementation of 2D Convolution on x86/x64 Processors
    Kelefouras, Vasilios
    Keramidas, Georgios
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2022, 33 (12) : 3800 - 3815
  • [46] Wake-up latencies for processor idle states on current x86 processors
    Schoene, Robert
    Molka, Daniel
    Werner, Michael
    COMPUTER SCIENCE-RESEARCH AND DEVELOPMENT, 2015, 30 (02): : 219 - 227
  • [47] Expediting Design Bug Discovery in Regressions of x86 processors Using Machine Learning
    Wahba, Ahmed
    Hohnerlein, Justin
    Rahman, Farhan
    2019 20TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR/SOC TEST, SECURITY AND VERIFICATION (MTV 2019), 2019, : 1 - 6
  • [48] TacVar: Tackling Variability in Short-Interval Timing Measurements on X86 Processors
    Liao, Qiucheng
    Lin, James
    2024 IEEE 24TH INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND INTERNET COMPUTING, CCGRID 2024, 2024, : 496 - 506
  • [49] x86全线升级
    每周电脑报, 2005, (01) : 36 - 36
  • [50] Performance characterization of the 64-bit x86 architecture from compiler optimizations' perspective
    Liu, Jack
    Wu, Youfeng
    COMPILER CONSTRUCTION, PROCEEDINGS, 2006, 3923 : 155 - 169
12345