Compiler Mitigations for Time Attacks on Modern x86 Processors

被引：33
|
作者：
Van Cleemput, Jeroen [1 ]
Coppens, Bart [1 ]
De Sutter, Bjorn [1 ]
机构：
[1] Univ Ghent, Dept Elect & Informat Syst, B-9000 Ghent, Belgium
来源：
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION | 2012年 / 8卷 / 04期
关键词：
Measurement; Security; Time-based side channels; x86; architecture; variable latency instructions;
D O I：
10.1145/2086696.2086702
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper studies and evaluates the extent to which automated compiler techniques can defend against timing-based side channel attacks on modern x86 processors. We study how modern x86 processors can leak timing information through side channels that relate to data flow. We study the efficiency, effectiveness, portability, predictability and sensitivity of several mitigating code transformations that eliminate or minimize key-dependent execution time variations. Furthermore, we discuss the extent to which compiler backends are a suitable tool to provide automated support for the proposed mitigations.
引用
收藏
页数：20
相关论文
共 50 条
  • [21] MULTIMEDIA PROCESSORS - MULTIMEDIA X86 CPUS COMING IN 1996
    HALFHILL, TR
    BYTE, 1995, 20 (12): : 30 - 30
  • [22] IMPLEMENTATION OF HEVC DECODER ON X86 PROCESSORS WITH SIMD OPTIMIZATION
    Yan, Leju
    Duan, Yizhou
    Sun, Jun
    Guo, Zongming
    2012 IEEE VISUAL COMMUNICATIONS AND IMAGE PROCESSING (VCIP), 2012,
  • [23] The HiPE/x86 erlang compiler: System description and performance evaluation
    Association for Logic Programming (ALP); Japan Society for Software Science and Technology (JSSST); Special Interest Group on Programming; Universidad Complutense de Madrid; University of Aizu (Springer Verlag):
  • [24] Performance Implications of Extended Page Tables on Virtualized x86 Processors
    Merrifield, Timothy
    Taheri, H. Reza
    ACM SIGPLAN NOTICES, 2016, 51 (07) : 25 - 35
  • [25] Implementing Fast Packet Filters by Software Pipelining on x86 Processors
    Yamashita, Yoshiyuki
    Tsuru, Masato
    ADVANCED PARALLEL PROCESSING TECHNOLOGIES, PROCEEDINGS, 2009, 5737 : 420 - +
  • [26] Partially Redundant Fence Elimination for x86, ARM, and Power Processors
    Morisset, Robin
    Nardelli, Francesco Zappa
    CC'17: PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION, 2017, : 1 - 10
  • [27] Improving the Utilization of Micro-operation Caches in x86 Processors
    Kotra, Jagadish B.
    Kalamatianos, John
    2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), 2020, : 160 - 172
  • [28] Efficient SIMD Optimization of HEVC Encoder over X86 Processors
    Chen, Keji
    Duan, Yizhou
    Yan, Leju
    Sun, Jun
    Guo, Zongming
    2012 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA ASC), 2012,
  • [29] Design of instruction stream buffer with trace support for x86 processors
    Chiu, JC
    Huang, IH
    Chung, CP
    2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 294 - 299
  • [30] CodeSurfer/x86 - A platform for analyzing x86 executables
    Balakrishnan, G
    Gruian, R
    Reps, T
    Teitelbaum, T
    COMPILER CONSTRUCTION, PROCEEDINGS, 2005, 3443 : 250 - 254
12345