Compiler Mitigations for Time Attacks on Modern x86 Processors

被引：33
|
作者：
Van Cleemput, Jeroen [1 ]
Coppens, Bart [1 ]
De Sutter, Bjorn [1 ]
机构：
[1] Univ Ghent, Dept Elect & Informat Syst, B-9000 Ghent, Belgium
来源：
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION | 2012年 / 8卷 / 04期
关键词：
Measurement; Security; Time-based side channels; x86; architecture; variable latency instructions;
D O I：
10.1145/2086696.2086702
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper studies and evaluates the extent to which automated compiler techniques can defend against timing-based side channel attacks on modern x86 processors. We study how modern x86 processors can leak timing information through side channels that relate to data flow. We study the efficiency, effectiveness, portability, predictability and sensitivity of several mitigating code transformations that eliminate or minimize key-dependent execution time variations. Furthermore, we discuss the extent to which compiler backends are a suitable tool to provide automated support for the proposed mitigations.
引用
收藏
页数：20
相关论文
共 50 条
  • [31] Implementation and Testing of a Real-Time Software-Based GPS Receiver for x86 Processors
    Charkhandeh, Shahin
    Petovello, M. G.
    Watson, R.
    Lachapelle, G.
    PROCEEDINGS OF THE 2006 NATIONAL TECHNICAL MEETING OF THE INSTITUTE OF NAVIGATION - NTM 2006, 2006, : 927 - 934
  • [32] CellMC-a multiplatform model compiler for the Cell Broadband Engine and x86
    Caulfield, Emmet
    Hellander, Andreas
    BIOINFORMATICS, 2010, 26 (03) : 426 - 428
  • [33] Performance Testing of a Real-Time Software-Based GPS Receiver for x86 Processors
    Charkhandeh, Shahin
    Petovello, M. G.
    Lachapelle, G.
    PROCEEDINGS OF THE 19TH INTERNATIONAL TECHNICAL MEETING OF THE SATELLITE DIVISION OF THE INSTITUTE OF NAVIGATION (ION GNSS 2006), 2006, : 2313 - 2320
  • [34] CoreRacer: A Practical Memory Race Recorder for Multicore x86 TSO Processors
    Pokam, Gilles
    Pereira, Cristiano
    Hu, Shiliang
    Adl-Tabatabai, Ali-Reza
    Gottschlich, Justin
    Ha, Jungwoo
    Wu, Youfeng
    PROCEEDINGS OF THE 2011 44TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 44), 2011, : 216 - 225
  • [35] Secure, Precise, and Fast Floating-Point Operations on x86 Processors
    Rane, Ashay
    Lin, Calvin
    Tiwari, Mohit
    PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, 2016, : 71 - 86
  • [36] Trident: Harnessing Architectural Resources for All Page Sizes in x86 Processors
    Ram, Venkat Sri Sai
    Panwar, Ashish
    Basu, Arkaprava
    PROCEEDINGS OF 54TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO 2021, 2021, : 1106 - 1120
  • [37] Retrofitting AMD x86 Processors with Active Virtual Machine Introspection Capabilities
    Dangl, Thomas
    Sentanoe, Stewart
    Reiser, Hans P.
    ARCHITECTURE OF COMPUTING SYSTEMS, ARCS 2023, 2023, 13949 : 168 - 182
  • [38] X86 REVIVED
    SHANDLE, J
    ELECTRONIC DESIGN, 1995, 43 (17) : 14 - 14
  • [39] Security Vulnerability Analysis of the Vector Conditional Memory Instruction on x86 Processors
    Li D.-P.
    Zhu Z.-Y.
    Shi G.
    Meng D.
    Jisuanji Xuebao/Chinese Journal of Computers, 2024, 47 (03): : 525 - 543
  • [40] Static analysis on x86 executables for preventing automatic mimicry attacks
    Bruschi, Danilo
    Cavallaro, Lorenzo
    Lanzi, Andrea
    DETECTION OF INTRUSIONS AND MALWARE, AND VULNERABILITY ASSESSMENT, PROCEEDINGS, 2007, 4579 : 213 - +
12345