Reconfigurable hardware for tomographic processing

被引:0
|
作者
Malter, CBL [1 ]
Franca, FMG [1 ]
Alves, VC [1 ]
Amorim, CL [1 ]
机构
[1] Univ Fed Rio de Janeiro, COPPE, BR-21945970 Rio De Janeiro, Brazil
关键词
D O I
10.1109/SBCCI.1998.715403
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Reconstruction of tomographic images using projection-based algorithms is a computationally intensive process which performs well on high-speed computing devices. As an alternative for affordable tomagraphical processing a RAM FPGA-based system is evaluated here as a reconfigurable hardware system where each particular task involved in the tomographic processing could be served by an appropriated system configuration implementing a dedicated hardware architecture. Residue Number Systems (RNS) are investigated for the implementation of Convolution backprojection and it is shown that RNS additions and multiplications can be evaluated at high speeds by customized pipelined architectures mapped into RAM FPGA's where the quality of reconstructed images compatible with images reconstructed under floating point arithmetic.
引用
收藏
页码:19 / 24
页数:6
相关论文
共 50 条
  • [31] Parameterized Hardware Design on Reconfigurable Computers: An Image Processing Case Study
    Huang, Miaoqing
    Serres, Olivier
    El-Ghazawi, Tarek
    Newby, Gregory
    [J]. INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2010, 2010
  • [32] Hardware implementation of RAM-based neural networks for tomographic data processing
    Williams, P
    York, T
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1999, 146 (02): : 114 - 118
  • [33] An application-tailored dynamically reconfigurable hardware architecture for digital baseband processing
    Becker, J
    Pionteck, T
    Glesner, M
    [J]. 13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2000, : 341 - 346
  • [34] Fingerprint Image Processing Acceleration Through Run-Time Reconfigurable Hardware
    Fons, M.
    Fons, F.
    Canto, E.
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (12) : 991 - 995
  • [35] Reconfigurable hardware implementations for lifting-based DWT image processing algorithms
    Khanfir, Sami
    Jemni, Mohamed
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, 2008, : 283 - 290
  • [36] In situ Statistics Generation within partially reconfigurable Hardware Accelerators for Query Processing
    Becher, Andreas
    Teich, Juergen
    [J]. 15TH INTERNATIONAL WORKSHOP ON DATA MANAGEMENT ON NEW HARDWARE (DAMON 2019), 2019,
  • [37] Reconfigurable Signal Processing and DSP Hardware Generator for 5G Transmitters
    Ghosh, Agnimesh
    Spelman, Andrei
    Cheung, Tze Hin
    Boopathy, Dhanashree
    Unnikrishnan, Vishnu
    Lampu, Vesa
    Xu, Guixian
    Anttila, Lauri
    Stadius, Kari
    Kosunen, Marko
    Ryynanen, Jussi
    [J]. 2022 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2022,
  • [38] High performance reconfigurable hardware system for real-time image processing
    赵广州
    张天序
    王岳环
    曹治国
    左峥嵘
    [J]. Journal of Systems Engineering and Electronics, 2005, (03) : 502 - 509
  • [39] On-board Processing using reconfigurable Hardware on the Solar Orbiter PHI Instrument
    Lange, Tobias
    Fiethe, Bjoern
    Michel, Holger
    Michalik, Harald
    Albert, Kinga
    Hirzberger, Johann
    [J]. 2017 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), 2017, : 186 - 191
  • [40] Design and implementation of a high level image processing machine using reconfigurable hardware
    Donachy, P
    Crookes, D
    Bouridane, A
    Alotaibi, K
    Benkrid, A
    [J]. CONFIGURABLE COMPUTING: TECHNOLOGY AND APPLICATIONS, 1998, 3526 : 2 - 13