Reconfigurable hardware for tomographic processing

被引:0
|
作者
Malter, CBL [1 ]
Franca, FMG [1 ]
Alves, VC [1 ]
Amorim, CL [1 ]
机构
[1] Univ Fed Rio de Janeiro, COPPE, BR-21945970 Rio De Janeiro, Brazil
关键词
D O I
10.1109/SBCCI.1998.715403
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Reconstruction of tomographic images using projection-based algorithms is a computationally intensive process which performs well on high-speed computing devices. As an alternative for affordable tomagraphical processing a RAM FPGA-based system is evaluated here as a reconfigurable hardware system where each particular task involved in the tomographic processing could be served by an appropriated system configuration implementing a dedicated hardware architecture. Residue Number Systems (RNS) are investigated for the implementation of Convolution backprojection and it is shown that RNS additions and multiplications can be evaluated at high speeds by customized pipelined architectures mapped into RAM FPGA's where the quality of reconstructed images compatible with images reconstructed under floating point arithmetic.
引用
收藏
页码:19 / 24
页数:6
相关论文
共 50 条
  • [1] A Reconfigurable Hardware Architecture for Packet Processing
    Duan Tong
    Lan Julong
    Hu Yuxiang
    Liu Shiran
    [J]. CHINESE JOURNAL OF ELECTRONICS, 2018, 27 (02) : 428 - 432
  • [2] A Reconfigurable Hardware Architecture for Packet Processing
    DUAN Tong
    LAN Julong
    HU Yuxiang
    LIU Shiran
    [J]. Chinese Journal of Electronics, 2018, 27 (02) : 428 - 432
  • [3] Compiling image processing applications to reconfigurable hardware
    Rinker, R
    Hammes, J
    Najjar, WA
    Böhm, W
    Draper, B
    [J]. IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2000, : 56 - 65
  • [4] Reconfigurable hardware for real time image processing
    Kessal, L
    Demigny, D
    Boudouani, N
    Bourguiba, R
    [J]. 2000 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL III, PROCEEDINGS, 2000, : 110 - 113
  • [5] Reconfigurable Hardware Objects for Image Processing on FPGAs
    Kloub, Jan
    Honzik, Petr
    Danek, Martin
    [J]. PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 121 - 122
  • [6] Real time image processing with reconfigurable hardware
    Vega-Rodríguez, MA
    Sánchez-Pérez, JM
    Gómez-Pulido, JA
    [J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 213 - 216
  • [7] Matrix based signal processing on a reconfigurable hardware accelerator
    Otte, M
    Götze, J
    Bücker, M
    [J]. PROCEEDINGS OF THE 2002 IEEE 10TH DIGITAL SIGNAL PROCESSING WORKSHOP & 2ND SIGNAL PROCESSING EDUCATION WORKSHOP, 2002, : 350 - 355
  • [8] Dynamically reconfigurable hardware for object-oriented processing
    Kühn, A
    Huss, SA
    [J]. INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, 2004, : 181 - 186
  • [9] Implementation of Medical Image Processing Algorithm on Reconfigurable Hardware
    Chiuchisan, Iuliana
    [J]. 2013 E-HEALTH AND BIOENGINEERING CONFERENCE (EHB), 2013,
  • [10] Processing N-ary Trees in Reconfigurable Hardware
    Sklyarov, Valery
    Skliarova, Iouliia
    Sudnitson, Alexander
    [J]. 2013 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2013,