共 50 条
- [31] Decapsulation of 3D Multi-Die Stacked Package PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2015), 2015, : 465 - 468
- [33] 3-D design of stacked die and SiP Jensen, G. (gjensen@cad-design.com), 2005, IHS Publishing Group (14):
- [34] Effect of Ca Content on Mechanical Properties of 4N Gold Wire for Quad Flat No lead (QFN) Stacked Die Package MANUFACTURING SCIENCE AND ENGINEERING, PTS 1-5, 2010, 97-101 : 36 - +
- [35] Thermal-mechanical analysis of a QFN stacked-die leadframe under reflow process WORLD CONGRESS ON ENGINEERING 2008, VOLS I-II, 2008, : 1458 - +
- [36] Effect of die attach configuration in stacked die packages PROCEEDINGS OF THE SIXTH IEEE CPMT CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP'04), 2004, : 231 - 235
- [37] The study of silicon die stress in stacked die packages EMAP 2005: International Symposium on Electronics Materials and Packaging, 2005, : 74 - 77
- [38] THERMAL AND MECHANICAL PERFORMANCE FOR DIFFERENT PACKAGE DESIGN OF ULTRA THIN 8 DIE STACKED FLASH PACKAGES 2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2018,
- [39] Hybrid Stacked-Die Package Solution for Extremely Small-Form-Factor Package IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 574 - 578
- [40] Board level reliability of various stacked die chip scale package configurations 2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 894 - 899