Optimization of stacked die design on stacked die QFN package by simulation approach

被引:0
|
作者
Bachok, Nur Nadia [1 ]
Zaharim, Azami [1 ]
Ahmad, Ibrahim [1 ]
Talib, Meor Zainal Meor [1 ]
Ihsan, Ahmad Kamal Ariffin [1 ]
Kamarudin, Noor Baharin Che [1 ]
机构
[1] Univ Kebangsaan Malaysia, ASPAC Res Lab, Bangi 43600, Selangor, Malaysia
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In semiconductor industry, the technology of stacking dies into a package become popular without much consideration of potential reliability issues. However, Finite Element Method has been introduced to semiconductor industry to minimize the experimental cost and times. In this paper, Finite Element Method and statistical analyses are used to optimize the design parameter of stacked die. Birth and death element options are used to determine the die shear stress for manufacturing process. The die shear stress results after the fully processes are used for statistical analysis. Six factors are used in this study to identify the optimal design. It is suggested that, numerical simulation combining with Taguchi Method statistical analyses can be useful tool for optimization of stacked die design parameter.
引用
收藏
页码:97 / 102
页数:6
相关论文
共 50 条
  • [41] Hygro-thermal Finite Element Analysis of Green Stacked Die Package
    Hua, Z. K.
    Li, C. Y.
    Zhang, J. H.
    Luo, Y. X.
    Cao, L. Q.
    32ND IEEE/CPMT INTERNATIONAL ELECTRONIC MANUFACTURING TECHNOLOGY SYMPOSIUM, 2007, : 57 - +
  • [42] Stress analysis of spacer paste replacing dummy die in a stacked CSP package
    Zhang, J
    Huneke, JT
    FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, PROCEEDINGS, 2003, : 82 - 85
  • [43] Structure Design Optimization and Reliability Analysis on a Pyramidal-Shape Three-Die-Stacked Package With Through-Silicon Via
    Che, F. X.
    Lim, Sharon P. S.
    Chai, T. C.
    Zhang, Xiaowu
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2012, 12 (02) : 201 - 208
  • [44] Design and development of stacked die technology solutions for memory packages
    Chong, DYR
    Liu, H
    Lim, BK
    Win, P
    Wang, CK
    Tan, HB
    Sun, AYS
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 23 - 28
  • [45] A Software-managed Approach to Die-stacked DRAM
    Oskin, Mark
    Loh, Gabriel H.
    2015 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION (PACT), 2015, : 188 - 200
  • [46] New developments in stacked die CSPs
    Vardaman, EJ
    Matthew, L
    PROCEEDINGS OF THE SIXTH IEEE CPMT CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP'04), 2004, : 29 - 30
  • [47] Thermal issues in stacked die packages
    Rencz, M
    Twenty-First Annual IEEE Semiconductor Thermal Measurement and Management Symposium, Proceedings 2005, 2005, : 307 - 312
  • [48] Developments and trends in stacked die CSPs
    Vardaman, EJ
    FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, PROCEEDINGS, 2003, : 145 - 146
  • [49] Effects of Different Die and Epoxy Thickness to the QFN Package
    Abdullah, Huda
    Shaarani, Muhd Fauzi Aminuddin Shazi
    FRACTURE AND STRENGTH OF SOLIDS VII, PTS 1 AND 2, 2011, 462-463 : 943 - 948
  • [50] Heterogeneous Memory Architectures: A HW/SW Approach for Mixing Die-stacked and Off-package Memories
    Meswani, Mitesh R.
    Blagodurov, Sergey
    Roberts, David
    Slice, John
    Ignatowski, Mike
    Loh, Gabriel H.
    2015 IEEE 21ST INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2015, : 126 - 136