Possibility of SOI Based Super Steep Subthreshold Slope MOSFET for Ultra Low Voltage Application

被引：0
|
作者：
Mori, Takayuki [1 ]
Ida, Jiro [1 ]
机构：
[1] Kanazawa Inst Technol, Dept Elect & Elect Engn, Kanazawa, Ishikawa, Japan
来源：
2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2013年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：2
相关论文
共 50 条
  • [41] IMPACT OF TEMPERATURE ON THRESHOLD VOLTAGE & SELF HEATING IN ULTRA THIN SOI MOSFET
    Mani, Prashant
    Pandey, Manoj Kumar
    2019 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2019, : 796 - 798
  • [42] Low voltage Super Junction MOSFET simulation and experimentation
    Henson, T
    Cao, J
    ISPSD'03: 2003 IEEE 15TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS PROCEEDINGS, 2003, : 37 - 40
  • [43] Development of HEMT Device with Surface Passivation for a Low Leakage Current and Steep Subthreshold Slope
    Priya, Anushruti
    Moonka, Shreya
    Chitransh, Akshat
    Prasad, Santashraya
    Sengupta, Anumita
    Islam, Aminul
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 364 - 367
  • [44] P-Channel and N-Channel Super-Steep Subthreshold Slope PN-Body Tied SOI-FET for Ultralow Power CMOS
    Mori, Takayuki
    Ida, Jiro
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 1213 - 1219
  • [45] ANOMALOUS SUBTHRESHOLD CURRENT-VOLTAGE CHARACTERISTICS OF N-CHANNEL SOI MOSFET'S.
    Fossum, Jerry G.
    Sundaresan, Ravishankar
    Matloubian, Mishel
    Electron device letters, 1987, EDL-8 (11): : 544 - 546
  • [46] Carrier-Separated Equivalent Circuit Modeling for Steep Subthreshold Slope PN-Body Tied SOI FET
    Ueda, Daiki
    Takeuchi, Kiyoshi
    Kobayashi, Masaharu
    Hiramoto, Toshiro
    2017 SILICON NANOELECTRONICS WORKSHOP (SNW), 2017, : 13 - 14
  • [47] Ultra-low voltage MEMS resonator based on RSG-MOSFET
    Abelé, N
    Séguéni, K
    Boucart, K
    Casset, F
    Legrand, B
    Buchaillot, L
    Ancey, P
    Ionescu, AM
    MEMS 2006: 19TH IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS, TECHNICAL DIGEST, 2006, : 882 - 885
  • [48] Double gate MOSFET subthreshold logic for ultra-low power applications
    Kim, JJ
    Roy, K
    2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2003, : 97 - 98
  • [49] An Ultra-Low Power CMOS Subthreshold Voltage Reference
    Luo, Yunling
    Zhang, Jun
    Wang, Qiaobo
    Zeng, Yanhang
    Hu, Jianguo
    Tan, Hong-Zhou
    2012 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID STATE CIRCUIT (EDSSC), 2012,
  • [50] Ultra-low on-resistance high voltage (> 600 V) SOI MOSFET with a reduced cell pitch
    Luo Xiao-Rong
    Yao Guo-Liang
    Chen Xi
    Wang Qi
    Ge Rui
    Udrea, Florin
    CHINESE PHYSICS B, 2011, 20 (02)
12345