Interconnect Design for Subthreshold Circuits

被引:19
|
作者
Pable, Sachin D. [1 ,2 ]
Hasan, Mohd [1 ]
机构
[1] Aligarh Muslim Univ, Zakir Husain Coll Engn & Technol, Dept Elect Engn, Aligarh 202002, Uttar Pradesh, India
[2] Padmashri Dr Vithalrao Vikhe Patil Coll Engn, Elect & Telecommun Engn Dept, Ahmednagar 414111, Maharastra, India
关键词
Aspect ratio scaling; interconnect; mixed carbon nanotube (CNT) bundle; subthreshold; single-wall carbon nanotube (SWCNT); CARBON-NANOTUBE INTERCONNECTS; POWER DESIGN;
D O I
10.1109/TNANO.2012.2189015
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Designing ultralow-power (ULP) efficient very large scale integration digital circuits have received widespread attention due to the rapid growth of portable applications. Device operating in subthreshold region has a strong potential toward satisfying the ULP conditions of portable systems. This paper mainly investigated and compared the performance of single-wall carbon nanotube (SWCNT), Cu, and mixed CNT bundle interconnects for different interconnect lengths and biasing levels under subthreshold conditions. It proposes that individual SWCNT can be used for short and intermediate length interconnects at different bias points in the subthreshold region due to less critical interconnect resistance contrary to superthreshold region. Furthermore, performance analysis of global interconnect shows that in moderate subthreshold region, scaled Cu interconnect performs better than individual SWCNT and mixed CNT bundle, whereas in deep subthreshold region individual SWCNT is still better.
引用
收藏
页码:633 / 639
页数:7
相关论文
共 50 条
  • [1] Interconnect optimization to enhance the performance of subthreshold circuits
    Pable, S. D.
    Hasan, Z. H. Mohd.
    Abbasi, S. A.
    Alamoud, A. R. M.
    MICROELECTRONICS JOURNAL, 2013, 44 (05) : 454 - 461
  • [2] Temperature Independent Subthreshold Circuits Design
    Nabavi, Morteza
    Shams, Maitham
    Sawan, Mohammad
    2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 92 - 93
  • [3] Robust design of high fan-in/out subthreshold circuits
    Chen, JH
    Clark, LT
    Cao, Y
    2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 405 - 410
  • [4] Design of Subthreshold Adiabatic Logic based Combinational and Sequential Circuits
    Kalyani, P.
    Kumar, P. Satish
    Sekhar, P. Chandra
    2017 INTERNATIONAL CONFERENCE ON EMERGING TRENDS & INNOVATION IN ICT (ICEI), 2017, : 9 - 14
  • [5] An interconnect channel design methodology for high performance integrated circuits
    Chandra, V
    Xu, A
    Schmit, H
    Pileggi, L
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1138 - 1143
  • [6] Analysis of subthreshold FinFET circuits for ultra-low power design
    Wu, Xiaoxia
    Wang, Feng
    Xie, Yuan
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2006, : 91 - +
  • [7] Slew-Aware Clock Tree Design for Reliable Subthreshold Circuits
    Tolbert, Jeremy R.
    Zhao, Xin
    Lim, Sung Kyu
    Mukhopadhyay, Saibal
    ISLPED 09, 2009, : 15 - 20
  • [8] Translinear circuits in subthreshold MOS
    Andreou, AG
    Boahen, KA
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1996, 9 (02) : 141 - 166
  • [9] Low-voltage subthreshold CMOS current mode circuits: Design and applications
    Eldeeb, Mohammed A.
    Ghallab, Yehya H.
    Ismail, Yehea
    Elghitani, Hassan
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2017, 82 : 251 - 264
  • [10] INTERCONNECT MATERIALS FOR VLSI CIRCUITS
    PAULEAU, Y
    SOLID STATE TECHNOLOGY, 1987, 30 (02) : 61 - 67